diff options
author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2015-08-29 07:16:50 +0000 |
---|---|---|
committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2015-08-29 07:16:50 +0000 |
commit | e4d0c142e8e9cf8b456c06f5ce9641d89b67ac86 (patch) | |
tree | 5476ba4a50871c8be1f624710b2c042bfe6fc32f /llvm/test/CodeGen/AMDGPU/local-memory-two-objects.ll | |
parent | 9a32cd3d3b79f94aa7e9d016a5e6eeb2650dd8a8 (diff) | |
download | bcm5719-llvm-e4d0c142e8e9cf8b456c06f5ce9641d89b67ac86.tar.gz bcm5719-llvm-e4d0c142e8e9cf8b456c06f5ce9641d89b67ac86.zip |
AMDGPU: Add sdst operand to VOP2b instructions
The VOP3 encoding of these allows any SGPR pair for the i1
output, but this was forced before to always use vcc.
This doesn't yet try to use this, but does add the operand
to the definitions so the main change is adding vcc to the
output of the VOP2 encoding.
llvm-svn: 246358
Diffstat (limited to 'llvm/test/CodeGen/AMDGPU/local-memory-two-objects.ll')
-rw-r--r-- | llvm/test/CodeGen/AMDGPU/local-memory-two-objects.ll | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/AMDGPU/local-memory-two-objects.ll b/llvm/test/CodeGen/AMDGPU/local-memory-two-objects.ll index f501a7ac627..7f31ef45b62 100644 --- a/llvm/test/CodeGen/AMDGPU/local-memory-two-objects.ll +++ b/llvm/test/CodeGen/AMDGPU/local-memory-two-objects.ll @@ -30,7 +30,7 @@ ; constant offsets. ; EG: LDS_READ_RET {{[*]*}} OQAP, {{PV|T}}[[ADDRR:[0-9]*\.[XYZW]]] ; EG-NOT: LDS_READ_RET {{[*]*}} OQAP, T[[ADDRR]] -; SI: v_add_i32_e32 [[SIPTR:v[0-9]+]], 16, v{{[0-9]+}} +; SI: v_add_i32_e32 [[SIPTR:v[0-9]+]], vcc, 16, v{{[0-9]+}} ; SI: ds_read_b32 {{v[0-9]+}}, [[SIPTR]] ; CI: ds_read_b32 {{v[0-9]+}}, [[ADDRR:v[0-9]+]] offset:16 ; CI: ds_read_b32 {{v[0-9]+}}, [[ADDRR]] |