diff options
| author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2017-11-12 23:53:44 +0000 |
|---|---|---|
| committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2017-11-12 23:53:44 +0000 |
| commit | 70b92820158781ae42d89568b15873e74871e59f (patch) | |
| tree | f0a6777fcde991b0bdef4098ec26b986c134d8c4 /llvm/test/CodeGen/AMDGPU/llvm.fma.f16.ll | |
| parent | cf9b6d8d578aa05ca47a6a27b6cb03a4c03a688c (diff) | |
| download | bcm5719-llvm-70b92820158781ae42d89568b15873e74871e59f.tar.gz bcm5719-llvm-70b92820158781ae42d89568b15873e74871e59f.zip | |
AMDGPU: Fix -enable-var-scope violations
llvm-svn: 318004
Diffstat (limited to 'llvm/test/CodeGen/AMDGPU/llvm.fma.f16.ll')
| -rw-r--r-- | llvm/test/CodeGen/AMDGPU/llvm.fma.f16.ll | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/test/CodeGen/AMDGPU/llvm.fma.f16.ll b/llvm/test/CodeGen/AMDGPU/llvm.fma.f16.ll index 738f4293414..bfcce66ac1d 100644 --- a/llvm/test/CodeGen/AMDGPU/llvm.fma.f16.ll +++ b/llvm/test/CodeGen/AMDGPU/llvm.fma.f16.ll @@ -1,5 +1,5 @@ -; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=tahiti -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=SI %s -; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=fiji -mattr=-flat-for-global -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=VI %s +; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=tahiti -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefix=GCN -check-prefix=SI %s +; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=fiji -mattr=-flat-for-global -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefix=GCN -check-prefix=VI %s declare half @llvm.fma.f16(half %a, half %b, half %c) declare <2 x half> @llvm.fma.v2f16(<2 x half> %a, <2 x half> %b, <2 x half> %c) @@ -253,7 +253,7 @@ define amdgpu_kernel void @fma_v2f16_imm_b( ; VI-DAG: v_fma_f16 v[[R_F16_1:[0-9]+]], v[[A_F16_1]], v[[B_F16_1]], v[[C_F16]] ; GCN-NOT: and -; GCN: v_or_b32_e32 v[[R_V2_F16:[0-9]+]], v[[R_F16_0]], v[[R_F16_HI]] +; GCN: v_or_b32_e32 v[[R_V2_F16:[0-9]+]], v[[R_F16_0]], v[[R_F16_1]] ; GCN: buffer_store_dword v[[R_V2_F16]] ; GCN: s_endpgm define amdgpu_kernel void @fma_v2f16_imm_c( |
