summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/enqueue-kernel.ll
diff options
context:
space:
mode:
authorDylan McKay <me@dylanmckay.io>2019-06-01 12:38:56 +0000
committerDylan McKay <me@dylanmckay.io>2019-06-01 12:38:56 +0000
commit45eb4c7e55341c0b83a21dedecc092e273795eda (patch)
treeb6e59c937d1726830092715a268f93b2783581f6 /llvm/test/CodeGen/AMDGPU/enqueue-kernel.ll
parente6d1a80370f2e465c5aa61f6ba5f16de513aa393 (diff)
downloadbcm5719-llvm-45eb4c7e55341c0b83a21dedecc092e273795eda.tar.gz
bcm5719-llvm-45eb4c7e55341c0b83a21dedecc092e273795eda.zip
[AVR] Disable register coalescing to the PTRDISPREGS class
If we would allow register coalescing on PTRDISPREGS class then register allocator can lock Z register to some virtual register. Larger instructions requiring a memory acces then fail during the register allocation phase since there is no available register to hold a pointer if Y register was already taken for a stack frame. This patch prevents it by keeping Z register spillable. It does it by not allowing coalescer to lock it. Original discussion on https://github.com/avr-rust/rust/issues/128. llvm-svn: 362298
Diffstat (limited to 'llvm/test/CodeGen/AMDGPU/enqueue-kernel.ll')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud