summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/code-object-v3.ll
diff options
context:
space:
mode:
authorKonstantin Zhuravlyov <kzhuravl_dev@outlook.com>2018-06-12 18:02:46 +0000
committerKonstantin Zhuravlyov <kzhuravl_dev@outlook.com>2018-06-12 18:02:46 +0000
commit00f2cb1116c4efd972c5ed72e641cdfebc47a1e2 (patch)
tree2cc95ddca75e5d6898ab9af1466d26cf27c11050 /llvm/test/CodeGen/AMDGPU/code-object-v3.ll
parent08426e1f9f76f137d6958a450b1b5febed9b2ff2 (diff)
downloadbcm5719-llvm-00f2cb1116c4efd972c5ed72e641cdfebc47a1e2.tar.gz
bcm5719-llvm-00f2cb1116c4efd972c5ed72e641cdfebc47a1e2.zip
AMDHSA: Code object v3 updates
- Do not emit following assembler directives: - .hsa_code_object_version - .hsa_code_object_isa - .amd_amdgpu_isa - .amd_amdgpu_hsa_metadata - .amd_amdgpu_pal_metadata - Do not emit .note entries - Cleanup and bring in sync kernel descriptor header file - Emit kernel descriptor into .rodata with appropriate relocations and alignments llvm-svn: 334519
Diffstat (limited to 'llvm/test/CodeGen/AMDGPU/code-object-v3.ll')
-rw-r--r--llvm/test/CodeGen/AMDGPU/code-object-v3.ll48
1 files changed, 48 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/AMDGPU/code-object-v3.ll b/llvm/test/CodeGen/AMDGPU/code-object-v3.ll
new file mode 100644
index 00000000000..42ddf19a93f
--- /dev/null
+++ b/llvm/test/CodeGen/AMDGPU/code-object-v3.ll
@@ -0,0 +1,48 @@
+; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx803 -mattr=+code-object-v3 < %s | FileCheck --check-prefixes=ALL-ASM,OSABI-AMDHSA-ASM %s
+; RUN: llc -filetype=obj -mtriple=amdgcn-amd-amdhsa -mcpu=gfx803 -mattr=+code-object-v3 < %s | llvm-readobj -elf-output-style=GNU -notes -relocations -sections -symbols | FileCheck --check-prefixes=ALL-ELF,OSABI-AMDHSA-ELF %s
+
+; OSABI-AMDHSA-ASM-NOT: .hsa_code_object_version
+; OSABI-AMDHSA-ASM-NOT: .hsa_code_object_isa
+; OSABI-AMDHSA-ASM-NOT: .amd_amdgpu_isa
+; OSABI-AMDHSA-ASM-NOT: .amd_amdgpu_hsa_metadata
+; OSABI-AMDHSA-ASM-NOT: .amd_amdgpu_pal_metadata
+
+; OSABI-AMDHSA-ELF: Section Headers
+; OSABI-AMDHSA-ELF: .text PROGBITS {{[0-9]+}} {{[0-9]+}} {{[0-9a-f]+}} {{[0-9]+}} AX {{[0-9]+}} {{[0-9]+}} 256
+; OSABI-AMDHSA-ELF: .rodata PROGBITS {{[0-9]+}} {{[0-9]+}} {{[0-9a-f]+}} {{[0-9]+}} A {{[0-9]+}} {{[0-9]+}} 64
+
+; OSABI-AMDHSA-ELF: Relocation section '.rela.rodata' at offset
+; OSABI-AMDHSA-ELF: 0000000000000010 0000000300000005 R_AMDGPU_REL64 0000000000000000 .text + 10
+; OSABI-AMDHSA-ELF: 0000000000000050 0000000300000005 R_AMDGPU_REL64 0000000000000000 .text + 110
+
+; OSABI-AMDHSA-ELF: Symbol table '.symtab' contains {{[0-9]+}} entries
+; OSABI-AMDHSA-ELF: {{[0-9]+}}: 0000000000000000 {{[0-9]+}} FUNC LOCAL DEFAULT {{[0-9]+}} fadd
+; OSABI-AMDHSA-ELF: {{[0-9]+}}: 0000000000000100 {{[0-9]+}} FUNC LOCAL DEFAULT {{[0-9]+}} fsub
+; OSABI-AMDHSA-ELF: {{[0-9]+}}: 0000000000000000 64 OBJECT GLOBAL DEFAULT {{[0-9]+}} fadd.kd
+; OSABI-AMDHSA-ELF: {{[0-9]+}}: 0000000000000040 64 OBJECT GLOBAL DEFAULT {{[0-9]+}} fsub.kd
+
+; OSABI-AMDHSA-ELF-NOT: Displaying notes found
+
+define amdgpu_kernel void @fadd(
+ float addrspace(1)* %r,
+ float addrspace(1)* %a,
+ float addrspace(1)* %b) {
+entry:
+ %a.val = load float, float addrspace(1)* %a
+ %b.val = load float, float addrspace(1)* %b
+ %r.val = fadd float %a.val, %b.val
+ store float %r.val, float addrspace(1)* %r
+ ret void
+}
+
+define amdgpu_kernel void @fsub(
+ float addrspace(1)* %r,
+ float addrspace(1)* %a,
+ float addrspace(1)* %b) {
+entry:
+ %a.val = load float, float addrspace(1)* %a
+ %b.val = load float, float addrspace(1)* %b
+ %r.val = fsub float %a.val, %b.val
+ store float %r.val, float addrspace(1)* %r
+ ret void
+}
OpenPOWER on IntegriCloud