summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/alloca.ll
diff options
context:
space:
mode:
authorNirav Dave <niravd@google.com>2019-03-13 17:07:09 +0000
committerNirav Dave <niravd@google.com>2019-03-13 17:07:09 +0000
commitd6351340bb9bf7703fb79629efdba5886d434694 (patch)
tree64e4d230eacfca1de147baf79d0665c3185d9ff7 /llvm/test/CodeGen/AArch64/alloca.ll
parentbef4fe056dcc1fb95e4aa087b141f073955d8b3b (diff)
downloadbcm5719-llvm-d6351340bb9bf7703fb79629efdba5886d434694.tar.gz
bcm5719-llvm-d6351340bb9bf7703fb79629efdba5886d434694.zip
[DAGCombiner] If a TokenFactor would be merged into its user, consider the user later.
Summary: A number of optimizations are inhibited by single-use TokenFactors not being merged into the TokenFactor using it. This makes we consider if we can do the merge immediately. Most tests changes here are due to the change in visitation causing minor reorderings and associated reassociation of paired memory operations. CodeGen tests with non-reordering changes: X86/aligned-variadic.ll -- memory-based add folded into stored leaq value. X86/constant-combiners.ll -- Optimizes out overlap between stores. X86/pr40631_deadstore_elision -- folds constant byte store into preceding quad word constant store. Reviewers: RKSimon, craig.topper, spatel, efriedma, courbet Reviewed By: courbet Subscribers: dylanmckay, sdardis, nemanjai, jvesely, nhaehnle, javed.absar, eraman, hiraditya, kbarton, jrtc27, atanasyan, jsji, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D59260 llvm-svn: 356068
Diffstat (limited to 'llvm/test/CodeGen/AArch64/alloca.ll')
-rw-r--r--llvm/test/CodeGen/AArch64/alloca.ll14
1 files changed, 7 insertions, 7 deletions
diff --git a/llvm/test/CodeGen/AArch64/alloca.ll b/llvm/test/CodeGen/AArch64/alloca.ll
index ab7a631dc24..25bb3c8ba89 100644
--- a/llvm/test/CodeGen/AArch64/alloca.ll
+++ b/llvm/test/CodeGen/AArch64/alloca.ll
@@ -78,22 +78,22 @@ define void @test_variadic_alloca(i64 %n, ...) {
; CHECK: stp x29, x30, [sp, #-16]!
; CHECK: mov x29, sp
; CHECK: sub sp, sp, #192
-; CHECK: stp q6, q7, [x29, #-96]
+; CHECK-DAG: stp q6, q7, [x29, #-96]
; [...]
-; CHECK: stp q0, q1, [x29, #-192]
+; CHECK-DAG: stp q0, q1, [x29, #-192]
-; CHECK: stp x6, x7, [x29, #-16]
+; CHECK-DAG: stp x5, x6, [x29, #-24]
; [...]
-; CHECK: stp x2, x3, [x29, #-48]
+; CHECK-DAG: stp x1, x2, [x29, #-56]
; CHECK-NOFP-ARM64: stp x29, x30, [sp, #-16]!
; CHECK-NOFP-ARM64: mov x29, sp
; CHECK-NOFP-ARM64: sub sp, sp, #64
-; CHECK-NOFP-ARM64: stp x6, x7, [x29, #-16]
+; CHECK-NOFP-ARM64-DAG: stp x5, x6, [x29, #-24]
; [...]
-; CHECK-NOFP-ARM64: stp x4, x5, [x29, #-32]
+; CHECK-NOFP-ARM64-DAG: stp x3, x4, [x29, #-40]
; [...]
-; CHECK-NOFP-ARM64: stp x2, x3, [x29, #-48]
+; CHECK-NOFP-ARM64-DAG: stp x1, x2, [x29, #-56]
; [...]
; CHECK-NOFP-ARM64: mov x8, sp
OpenPOWER on IntegriCloud