summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/GlobalISel/regbank-insert-vector-elt.mir
diff options
context:
space:
mode:
authorSimon Atanasyan <simon@atanasyan.com>2019-09-11 11:16:06 +0000
committerSimon Atanasyan <simon@atanasyan.com>2019-09-11 11:16:06 +0000
commitd811d9115b0b2d004a568e8ebdb37ba0ea6397d1 (patch)
tree4ad0f8f9c7e1e6834ca171e2c2464bd37adac2dc /llvm/test/CodeGen/AArch64/GlobalISel/regbank-insert-vector-elt.mir
parente0d9a0bd59d8ece9662c4ad618398ddcfec8d93f (diff)
downloadbcm5719-llvm-d811d9115b0b2d004a568e8ebdb37ba0ea6397d1.tar.gz
bcm5719-llvm-d811d9115b0b2d004a568e8ebdb37ba0ea6397d1.zip
[mips][msa] Fix infinite loop for mips.nori.b intrinsic
When value of immediate in `mips.nori.b` is 255 (which has all ones in binary form as 8bit integer) DAGCombiner and Legalizer would fall in an infinite loop. DAGCombiner would try to simplify `or %value, -1` by turning `%value` into UNDEF. Legalizer will turn it back into `Constant<0>` which would then be again turned into UNDEF by DAGCombiner. To avoid this loop we make UNDEF legal for MSA int types on Mips. Patch by Mirko Brkusanin. Differential Revision: https://reviews.llvm.org/D67280 llvm-svn: 371607
Diffstat (limited to 'llvm/test/CodeGen/AArch64/GlobalISel/regbank-insert-vector-elt.mir')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud