summaryrefslogtreecommitdiffstats
path: root/llvm/test/Bitcode
diff options
context:
space:
mode:
authorBob Wilson <bob.wilson@apple.com>2010-09-01 23:50:19 +0000
committerBob Wilson <bob.wilson@apple.com>2010-09-01 23:50:19 +0000
commit38ab35a9119a4a9e52016f9e79eb8731a548c9cc (patch)
treefa7b9014db7006a9f428d3e2e6f23e36ecc20404 /llvm/test/Bitcode
parentf3a734d8ee898efc380597dadd95a50347c93e64 (diff)
downloadbcm5719-llvm-38ab35a9119a4a9e52016f9e79eb8731a548c9cc.tar.gz
bcm5719-llvm-38ab35a9119a4a9e52016f9e79eb8731a548c9cc.zip
Remove NEON vmull, vmlal, and vmlsl intrinsics, replacing them with multiply,
add, and subtract operations with zero-extended or sign-extended vectors. Update tests. Add auto-upgrade support for the old intrinsics. llvm-svn: 112773
Diffstat (limited to 'llvm/test/Bitcode')
-rw-r--r--llvm/test/Bitcode/neon-intrinsics.ll52
-rw-r--r--llvm/test/Bitcode/neon-intrinsics.ll.bcbin4116 -> 5016 bytes
2 files changed, 51 insertions, 1 deletions
diff --git a/llvm/test/Bitcode/neon-intrinsics.ll b/llvm/test/Bitcode/neon-intrinsics.ll
index eafa94bc8ec..9dda745bc7e 100644
--- a/llvm/test/Bitcode/neon-intrinsics.ll
+++ b/llvm/test/Bitcode/neon-intrinsics.ll
@@ -52,7 +52,7 @@
; CHECK: zext <4 x i16>
; CHECK-NEXT: add <4 x i32>
-; vsubl/vsubw should be auto-upgraded to sub with sext/zext
+; vsubl/vsubw should be auto-upgraded to subtract with sext/zext
; CHECK: vsubls16
; CHECK-NOT: arm.neon.vsubls.v4i32
@@ -76,6 +76,56 @@
; CHECK: zext <4 x i16>
; CHECK-NEXT: sub <4 x i32>
+; vmull should be auto-upgraded to multiply with sext/zext
+; (but vmullp should remain an intrinsic)
+
+; CHECK: vmulls8
+; CHECK-NOT: arm.neon.vmulls.v8i16
+; CHECK: sext <8 x i8>
+; CHECK-NEXT: sext <8 x i8>
+; CHECK-NEXT: mul <8 x i16>
+
+; CHECK: vmullu16
+; CHECK-NOT: arm.neon.vmullu.v4i32
+; CHECK: zext <4 x i16>
+; CHECK-NEXT: zext <4 x i16>
+; CHECK-NEXT: mul <4 x i32>
+
+; CHECK: vmullp8
+; CHECK: arm.neon.vmullp.v8i16
+
+; vmlal should be auto-upgraded to multiply/add with sext/zext
+
+; CHECK: vmlals32
+; CHECK-NOT: arm.neon.vmlals.v2i64
+; CHECK: sext <2 x i32>
+; CHECK-NEXT: sext <2 x i32>
+; CHECK-NEXT: mul <2 x i64>
+; CHECK-NEXT: add <2 x i64>
+
+; CHECK: vmlalu8
+; CHECK-NOT: arm.neon.vmlalu.v8i16
+; CHECK: zext <8 x i8>
+; CHECK-NEXT: zext <8 x i8>
+; CHECK-NEXT: mul <8 x i16>
+; CHECK-NEXT: add <8 x i16>
+
+; vmlsl should be auto-upgraded to multiply/sub with sext/zext
+
+; CHECK: vmlsls16
+; CHECK-NOT: arm.neon.vmlsls.v4i32
+; CHECK: sext <4 x i16>
+; CHECK-NEXT: sext <4 x i16>
+; CHECK-NEXT: mul <4 x i32>
+; CHECK-NEXT: sub <4 x i32>
+
+; CHECK: vmlslu32
+; CHECK-NOT: arm.neon.vmlslu.v2i64
+; CHECK: zext <2 x i32>
+; CHECK-NEXT: zext <2 x i32>
+; CHECK-NEXT: mul <2 x i64>
+; CHECK-NEXT: sub <2 x i64>
+
; vmovn should be auto-upgraded to trunc
; CHECK: vmovni16
diff --git a/llvm/test/Bitcode/neon-intrinsics.ll.bc b/llvm/test/Bitcode/neon-intrinsics.ll.bc
index 0441aa16698..e925cea4de8 100644
--- a/llvm/test/Bitcode/neon-intrinsics.ll.bc
+++ b/llvm/test/Bitcode/neon-intrinsics.ll.bc
Binary files differ
OpenPOWER on IntegriCloud