diff options
| author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2019-07-22 15:02:34 +0000 |
|---|---|---|
| committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2019-07-22 15:02:34 +0000 |
| commit | 542720b2bc48d243d2eec93157feebc37af0e202 (patch) | |
| tree | 329e82ce7ea94f5afa8290491bd0debe65636265 /llvm/test/Bitcode/thinlto-function-summary-refgraph.ll | |
| parent | 1b2da771f561affe36eb5eb0c7a3d2862c5a5c1c (diff) | |
| download | bcm5719-llvm-542720b2bc48d243d2eec93157feebc37af0e202.tar.gz bcm5719-llvm-542720b2bc48d243d2eec93157feebc37af0e202.zip | |
TableGen: Support physical register inputs > 255
This was truncating register value that didn't fit in unsigned char.
Switch AMDGPU sendmsg intrinsics to using a tablegen pattern.
llvm-svn: 366695
Diffstat (limited to 'llvm/test/Bitcode/thinlto-function-summary-refgraph.ll')
0 files changed, 0 insertions, 0 deletions
