summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2009-10-06 15:03:44 +0000
committerJim Grosbach <grosbach@apple.com>2009-10-06 15:03:44 +0000
commitfa21fe7c3d40396ab5c37e087e8b8d02167aee99 (patch)
tree2666c4e1e2dcfd816cb44e93ce4174cfbb86d9e6 /llvm/lib
parent7787d79c7bc41e294a2aabd885c1546d265e2bb3 (diff)
downloadbcm5719-llvm-fa21fe7c3d40396ab5c37e087e8b8d02167aee99.tar.gz
bcm5719-llvm-fa21fe7c3d40396ab5c37e087e8b8d02167aee99.zip
grammar
llvm-svn: 83378
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/CodeGen/RegisterScavenging.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/RegisterScavenging.cpp b/llvm/lib/CodeGen/RegisterScavenging.cpp
index 9e560393300..8c792325e16 100644
--- a/llvm/lib/CodeGen/RegisterScavenging.cpp
+++ b/llvm/lib/CodeGen/RegisterScavenging.cpp
@@ -303,7 +303,7 @@ unsigned RegScavenger::scavengeRegister(const TargetRegisterClass *RC,
if (!TRI->saveScavengerRegister(*MBB, I, RC, SReg)) {
// Spill the scavenged register before I.
assert(ScavengingFrameIndex >= 0 &&
- "Cannot scavenging register without an emergency spill slot!");
+ "Cannot scavenge register without an emergency spill slot!");
TII->storeRegToStackSlot(*MBB, I, SReg, true, ScavengingFrameIndex, RC);
MachineBasicBlock::iterator II = prior(I);
TRI->eliminateFrameIndex(II, SPAdj, this);
OpenPOWER on IntegriCloud