diff options
| author | Craig Topper <craig.topper@intel.com> | 2018-03-19 02:07:32 +0000 |
|---|---|---|
| committer | Craig Topper <craig.topper@intel.com> | 2018-03-19 02:07:32 +0000 |
| commit | e9c99d32b3061bf8519f495f5fc036edd138af18 (patch) | |
| tree | a34cb39e3a011e654d09a896f26cf2f6b45f1032 /llvm/lib | |
| parent | 5b10494fa8a305370ba6bc150dba5038188bcf50 (diff) | |
| download | bcm5719-llvm-e9c99d32b3061bf8519f495f5fc036edd138af18.tar.gz bcm5719-llvm-e9c99d32b3061bf8519f495f5fc036edd138af18.zip | |
[X6] Remove two unused InstrItinClass
llvm-svn: 327819
Diffstat (limited to 'llvm/lib')
| -rw-r--r-- | llvm/lib/Target/X86/X86Schedule.td | 2 | ||||
| -rw-r--r-- | llvm/lib/Target/X86/X86ScheduleAtom.td | 2 |
2 files changed, 0 insertions, 4 deletions
diff --git a/llvm/lib/Target/X86/X86Schedule.td b/llvm/lib/Target/X86/X86Schedule.td index 9a87b2d598e..32f0e3dd690 100644 --- a/llvm/lib/Target/X86/X86Schedule.td +++ b/llvm/lib/Target/X86/X86Schedule.td @@ -242,8 +242,6 @@ def IIC_RET_IMM : InstrItinClass; def IIC_MOVSX : InstrItinClass; def IIC_MOVSX_R16_R8 : InstrItinClass; def IIC_MOVSX_R16_M8 : InstrItinClass; -def IIC_MOVSX_R16_R16 : InstrItinClass; -def IIC_MOVSX_R32_R32 : InstrItinClass; //zero extension movs def IIC_MOVZX : InstrItinClass; def IIC_MOVZX_R16_R8 : InstrItinClass; diff --git a/llvm/lib/Target/X86/X86ScheduleAtom.td b/llvm/lib/Target/X86/X86ScheduleAtom.td index e052ad98104..a9940f2d834 100644 --- a/llvm/lib/Target/X86/X86ScheduleAtom.td +++ b/llvm/lib/Target/X86/X86ScheduleAtom.td @@ -139,8 +139,6 @@ def AtomItineraries : ProcessorItineraries< InstrItinData<IIC_MOVSX,[InstrStage<1, [Port0] >] >, InstrItinData<IIC_MOVSX_R16_R8, [InstrStage<2, [Port0, Port1]>] >, InstrItinData<IIC_MOVSX_R16_M8, [InstrStage<3, [Port0, Port1]>] >, - InstrItinData<IIC_MOVSX_R16_R16, [InstrStage<1, [Port0, Port1]>] >, - InstrItinData<IIC_MOVSX_R32_R32, [InstrStage<1, [Port0, Port1]>] >, //zero extension movs InstrItinData<IIC_MOVZX,[InstrStage<1, [Port0]>] >, InstrItinData<IIC_MOVZX_R16_R8, [InstrStage<2, [Port0, Port1]>] >, |
