summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorMisha Brukman <brukman+llvm@gmail.com>2003-04-22 17:54:23 +0000
committerMisha Brukman <brukman+llvm@gmail.com>2003-04-22 17:54:23 +0000
commite569e992d8d1e790bf56490ef38ff6407b9d5d18 (patch)
treeafbd2746df70c0bb591f26a098293a8e48b4caea /llvm/lib
parent9a3ccdbdfb06de99e1e2faa83a46f33ca41fe3db (diff)
downloadbcm5719-llvm-e569e992d8d1e790bf56490ef38ff6407b9d5d18.tar.gz
bcm5719-llvm-e569e992d8d1e790bf56490ef38ff6407b9d5d18.zip
It's "necessary" to spell "necessarily" correctly.
llvm-svn: 5833
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/X86/InstSelectSimple.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/InstSelectSimple.cpp b/llvm/lib/Target/X86/InstSelectSimple.cpp
index 6adccb15e8a..5569708700f 100644
--- a/llvm/lib/Target/X86/InstSelectSimple.cpp
+++ b/llvm/lib/Target/X86/InstSelectSimple.cpp
@@ -1209,7 +1209,7 @@ void ISel::EmitByteSwap(unsigned DestReg, unsigned SrcReg, unsigned Class) {
// Emit the byte swap instruction...
switch (Class) {
case cByte:
- // No byteswap neccesary for 8 bit value...
+ // No byteswap necessary for 8 bit value...
BuildMI(BB, X86::MOVrr8, 1, DestReg).addReg(SrcReg);
break;
case cInt:
@@ -1219,7 +1219,7 @@ void ISel::EmitByteSwap(unsigned DestReg, unsigned SrcReg, unsigned Class) {
case cShort:
// For 16 bit we have to use an xchg instruction, because there is no
- // 16-bit bswap. XCHG is neccesarily not in SSA form, so we force things
+ // 16-bit bswap. XCHG is necessarily not in SSA form, so we force things
// into AX to do the xchg.
//
BuildMI(BB, X86::MOVrr16, 1, X86::AX).addReg(SrcReg);
OpenPOWER on IntegriCloud