summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2006-02-02 06:43:15 +0000
committerChris Lattner <sabre@nondot.org>2006-02-02 06:43:15 +0000
commite0c60d63b167b3171054ec80da3bd1c75f8743b7 (patch)
tree1f38fb2903409ae8b10e7d33d02eeb0d94393eb6 /llvm/lib
parent4b2ec8af23bb5b782b7d14035279737358e3d56f (diff)
downloadbcm5719-llvm-e0c60d63b167b3171054ec80da3bd1c75f8743b7.tar.gz
bcm5719-llvm-e0c60d63b167b3171054ec80da3bd1c75f8743b7.zip
Implement MaskedValueIsZero for ANY_EXTEND nodes
llvm-svn: 25900
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/TargetLowering.cpp5
1 files changed, 5 insertions, 0 deletions
diff --git a/llvm/lib/Target/TargetLowering.cpp b/llvm/lib/Target/TargetLowering.cpp
index c861762d16d..c79045b8859 100644
--- a/llvm/lib/Target/TargetLowering.cpp
+++ b/llvm/lib/Target/TargetLowering.cpp
@@ -154,6 +154,11 @@ bool TargetLowering::MaskedValueIsZero(const SDOperand &Op,
case ISD::ZERO_EXTEND:
SrcBits = MVT::getSizeInBits(Op.getOperand(0).getValueType());
return MaskedValueIsZero(Op.getOperand(0),Mask & (~0ULL >> (64-SrcBits)));
+ case ISD::ANY_EXTEND:
+ // If the mask only includes bits in the low part, recurse.
+ SrcBits = MVT::getSizeInBits(Op.getOperand(0).getValueType());
+ if (Mask >> SrcBits) return false; // Use of unknown top bits.
+ return MaskedValueIsZero(Op.getOperand(0), Mask);
case ISD::AssertZext:
SrcBits = MVT::getSizeInBits(cast<VTSDNode>(Op.getOperand(1))->getVT());
return (Mask & ((1ULL << SrcBits)-1)) == 0; // Returning only the zext bits.
OpenPOWER on IntegriCloud