diff options
| author | Craig Topper <craig.topper@intel.com> | 2019-05-30 22:29:06 +0000 |
|---|---|---|
| committer | Craig Topper <craig.topper@intel.com> | 2019-05-30 22:29:06 +0000 |
| commit | d6b74cc859a1d77778c5b810013873c003561841 (patch) | |
| tree | e93def738340096aa91cbf0fe1b2c2f363efe31c /llvm/lib | |
| parent | 760a9ee63c9cbe703bfeae8dcbb45abfab2554b2 (diff) | |
| download | bcm5719-llvm-d6b74cc859a1d77778c5b810013873c003561841.tar.gz bcm5719-llvm-d6b74cc859a1d77778c5b810013873c003561841.zip | |
[X86] Remove code that unnecessarily sets EXTLOAD with src type of v2f32/v4f32/v8f32 as Legal for SSE2/AVX/AVX512 respectively. NFC
The LoadExt table defaults to all combinations being Legal. For
vector types, only src VTs with an i1 element type were ever changed.
So we don't need to mark them legal manually.
llvm-svn: 362170
Diffstat (limited to 'llvm/lib')
| -rw-r--r-- | llvm/lib/Target/X86/X86ISelLowering.cpp | 9 |
1 files changed, 0 insertions, 9 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp index 4a6af21f35a..f97907fb7e5 100644 --- a/llvm/lib/Target/X86/X86ISelLowering.cpp +++ b/llvm/lib/Target/X86/X86ISelLowering.cpp @@ -962,9 +962,6 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM, setOperationAction(ISD::FP_EXTEND, MVT::v2f32, Custom); setOperationAction(ISD::FP_ROUND, MVT::v2f32, Custom); - for (MVT VT : MVT::fp_vector_valuetypes()) - setLoadExtAction(ISD::EXTLOAD, VT, MVT::v2f32, Legal); - // We want to legalize this to an f64 load rather than an i64 load on // 64-bit targets and two 32-bit loads on a 32-bit target. Similar for // store. @@ -1145,9 +1142,6 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM, if (!Subtarget.hasAVX512()) setOperationAction(ISD::BITCAST, MVT::v32i1, Custom); - for (MVT VT : MVT::fp_vector_valuetypes()) - setLoadExtAction(ISD::EXTLOAD, VT, MVT::v4f32, Legal); - // In the customized shift lowering, the legal v8i32/v4i64 cases // in AVX2 will be recognized. for (auto VT : { MVT::v32i8, MVT::v16i16, MVT::v8i32, MVT::v4i64 }) { @@ -1380,9 +1374,6 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM, addRegisterClass(MVT::v8i64, &X86::VR512RegClass); addRegisterClass(MVT::v8f64, &X86::VR512RegClass); - for (MVT VT : MVT::fp_vector_valuetypes()) - setLoadExtAction(ISD::EXTLOAD, VT, MVT::v8f32, Legal); - for (auto ExtType : {ISD::ZEXTLOAD, ISD::SEXTLOAD}) { setLoadExtAction(ExtType, MVT::v16i32, MVT::v16i8, Legal); setLoadExtAction(ExtType, MVT::v16i32, MVT::v16i16, Legal); |

