summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorAndrew Trick <atrick@apple.com>2012-12-01 01:22:44 +0000
committerAndrew Trick <atrick@apple.com>2012-12-01 01:22:44 +0000
commitd5953622ce7ef8d505b1fc3969da8082377a6013 (patch)
tree783130a525b2a4b6ad9a98d3021ebfc4c2fc697c /llvm/lib
parenta01302182cbd145e880cd2a58d0bb76b50978d62 (diff)
downloadbcm5719-llvm-d5953622ce7ef8d505b1fc3969da8082377a6013.tar.gz
bcm5719-llvm-d5953622ce7ef8d505b1fc3969da8082377a6013.zip
misched: Fix the DAG builder to handle an undef operand at ExitSU.
Assertion failed: (VNI && "No value to read by operand") rdar://12790267. llvm-svn: 169071
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/CodeGen/ScheduleDAGInstrs.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp b/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp
index 2b00b596d3b..fd75576c786 100644
--- a/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp
+++ b/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp
@@ -210,7 +210,8 @@ void ScheduleDAGInstrs::addSchedBarrierDeps() {
Uses[Reg].push_back(PhysRegSUOper(&ExitSU, -1));
else {
assert(!IsPostRA && "Virtual register encountered after regalloc.");
- addVRegUseDeps(&ExitSU, i);
+ if (MO.readsReg()) // ignore undef operands
+ addVRegUseDeps(&ExitSU, i);
}
}
} else {
OpenPOWER on IntegriCloud