summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorMisha Brukman <brukman+llvm@gmail.com>2003-07-07 16:52:39 +0000
committerMisha Brukman <brukman+llvm@gmail.com>2003-07-07 16:52:39 +0000
commitc1db0fdd7eee23d0675ebac10055022181091ad9 (patch)
tree2a9493de58f694f06b28feab466856d76b135085 /llvm/lib
parent55c8e210732e1248ec793c8d4bad17432b44d31e (diff)
downloadbcm5719-llvm-c1db0fdd7eee23d0675ebac10055022181091ad9.tar.gz
bcm5719-llvm-c1db0fdd7eee23d0675ebac10055022181091ad9.zip
Moved RegClassIDs enum to be next to the RegTypes enum.
llvm-svn: 7114
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/Sparc/SparcInternals.h28
1 files changed, 14 insertions, 14 deletions
diff --git a/llvm/lib/Target/Sparc/SparcInternals.h b/llvm/lib/Target/Sparc/SparcInternals.h
index 8fcf7dba0bc..47885a4f578 100644
--- a/llvm/lib/Target/Sparc/SparcInternals.h
+++ b/llvm/lib/Target/Sparc/SparcInternals.h
@@ -249,20 +249,6 @@ struct UltraSparcInstrInfo : public TargetInstrInfo {
//----------------------------------------------------------------------------
class UltraSparcRegInfo : public TargetRegInfo {
-public:
- // The actual register classes in the Sparc
- //
- // **** WARNING: If this enum order is changed, also modify
- // getRegisterClassOfValue method below since it assumes this particular
- // order for efficiency.
- //
- enum RegClassIDs {
- IntRegClassID, // Integer
- FloatRegClassID, // Float (both single/double)
- IntCCRegClassID, // Int Condition Code
- FloatCCRegClassID, // Float Condition code
- SpecialRegClassID // Special (unallocated) registers
- };
private:
@@ -328,6 +314,20 @@ public:
SpecialRegType
};
+ // The actual register classes in the Sparc
+ //
+ // **** WARNING: If this enum order is changed, also modify
+ // getRegisterClassOfValue method below since it assumes this particular
+ // order for efficiency.
+ //
+ enum RegClassIDs {
+ IntRegClassID, // Integer
+ FloatRegClassID, // Float (both single/double)
+ IntCCRegClassID, // Int Condition Code
+ FloatCCRegClassID, // Float Condition code
+ SpecialRegClassID // Special (unallocated) registers
+ };
+
UltraSparcRegInfo(const UltraSparc &tgt);
// To find the register class used for a specified Type
OpenPOWER on IntegriCloud