summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorEric Christopher <echristo@gmail.com>2014-10-14 07:17:23 +0000
committerEric Christopher <echristo@gmail.com>2014-10-14 07:17:23 +0000
commitb66367a891ca5e14a8bfb091c256421ca1807e1e (patch)
tree062860f37353b4705981d73b281e19faf355b1f5 /llvm/lib
parent92b4bcbbee61f927a657b62ad0e70eb402e515a6 (diff)
downloadbcm5719-llvm-b66367a891ca5e14a8bfb091c256421ca1807e1e.tar.gz
bcm5719-llvm-b66367a891ca5e14a8bfb091c256421ca1807e1e.zip
Grab the subtarget and subtarget dependent variables off of
MachineFunction rather than TargetMachine. llvm-svn: 219670
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/CodeGen/PostRASchedulerList.cpp6
-rw-r--r--llvm/lib/CodeGen/PrologEpilogInserter.cpp9
2 files changed, 6 insertions, 9 deletions
diff --git a/llvm/lib/CodeGen/PostRASchedulerList.cpp b/llvm/lib/CodeGen/PostRASchedulerList.cpp
index b95e7c3042e..085c4399035 100644
--- a/llvm/lib/CodeGen/PostRASchedulerList.cpp
+++ b/llvm/lib/CodeGen/PostRASchedulerList.cpp
@@ -41,7 +41,6 @@
#include "llvm/Support/raw_ostream.h"
#include "llvm/Target/TargetInstrInfo.h"
#include "llvm/Target/TargetLowering.h"
-#include "llvm/Target/TargetMachine.h"
#include "llvm/Target/TargetRegisterInfo.h"
#include "llvm/Target/TargetSubtargetInfo.h"
using namespace llvm;
@@ -199,11 +198,10 @@ SchedulePostRATDList::SchedulePostRATDList(
SmallVectorImpl<const TargetRegisterClass *> &CriticalPathRCs)
: ScheduleDAGInstrs(MF, &MLI, /*IsPostRA=*/true), AA(AA), EndIndex(0) {
- const TargetMachine &TM = MF.getTarget();
const InstrItineraryData *InstrItins =
- TM.getSubtargetImpl()->getInstrItineraryData();
+ MF.getSubtarget().getInstrItineraryData();
HazardRec =
- TM.getSubtargetImpl()->getInstrInfo()->CreateTargetPostRAHazardRecognizer(
+ MF.getSubtarget().getInstrInfo()->CreateTargetPostRAHazardRecognizer(
InstrItins, this);
assert((AntiDepMode == TargetSubtargetInfo::ANTIDEP_NONE ||
diff --git a/llvm/lib/CodeGen/PrologEpilogInserter.cpp b/llvm/lib/CodeGen/PrologEpilogInserter.cpp
index 4a1b3386990..06530b91d67 100644
--- a/llvm/lib/CodeGen/PrologEpilogInserter.cpp
+++ b/llvm/lib/CodeGen/PrologEpilogInserter.cpp
@@ -738,12 +738,11 @@ void PEI::replaceFrameIndices(MachineFunction &Fn) {
void PEI::replaceFrameIndices(MachineBasicBlock *BB, MachineFunction &Fn,
int &SPAdj) {
- const TargetMachine &TM = Fn.getTarget();
- assert(TM.getSubtargetImpl()->getRegisterInfo() &&
- "TM::getRegisterInfo() must be implemented!");
+ assert(Fn.getSubtarget().getRegisterInfo() &&
+ "getRegisterInfo() must be implemented!");
const TargetInstrInfo &TII = *Fn.getSubtarget().getInstrInfo();
- const TargetRegisterInfo &TRI = *TM.getSubtargetImpl()->getRegisterInfo();
- const TargetFrameLowering *TFI = TM.getSubtargetImpl()->getFrameLowering();
+ const TargetRegisterInfo &TRI = *Fn.getSubtarget().getRegisterInfo();
+ const TargetFrameLowering *TFI = Fn.getSubtarget().getFrameLowering();
bool StackGrowsDown =
TFI->getStackGrowthDirection() == TargetFrameLowering::StackGrowsDown;
int FrameSetupOpcode = TII.getCallFrameSetupOpcode();
OpenPOWER on IntegriCloud