summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2011-09-15 22:34:29 +0000
committerJim Grosbach <grosbach@apple.com>2011-09-15 22:34:29 +0000
commitb08ce9b4c4d4fc8c7eb19404a5a26678122d6f07 (patch)
tree5e9485b728e48cab069f7b5932eaa2d236368297 /llvm/lib
parent10f9ce2b7de2ab69c05e73849e9d1793346ffc6a (diff)
downloadbcm5719-llvm-b08ce9b4c4d4fc8c7eb19404a5a26678122d6f07.tar.gz
bcm5719-llvm-b08ce9b4c4d4fc8c7eb19404a5a26678122d6f07.zip
Thumb2 assembly parsing and encoding for SHASX/SHSAX.
llvm-svn: 139870
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/ARM/ARMInstrInfo.td4
1 files changed, 4 insertions, 0 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrInfo.td b/llvm/lib/Target/ARM/ARMInstrInfo.td
index 72793e0e333..c5e4b8653c0 100644
--- a/llvm/lib/Target/ARM/ARMInstrInfo.td
+++ b/llvm/lib/Target/ARM/ARMInstrInfo.td
@@ -4946,6 +4946,10 @@ def : MnemonicAlias<"srs", "srsia">;
def : MnemonicAlias<"qsubaddx", "qsax">;
// SASX == SADDSUBX
def : MnemonicAlias<"saddsubx", "sasx">;
+// SHASX == SHADDSUBX
+def : MnemonicAlias<"shaddsubx", "shasx">;
+// SHSAX == SHSUBADDX
+def : MnemonicAlias<"shsubaddx", "shsax">;
// LDRSBT/LDRHT/LDRSHT post-index offset if optional.
// Note that the write-back output register is a dummy operand for MC (it's
OpenPOWER on IntegriCloud