diff options
| author | Craig Topper <craig.topper@intel.com> | 2019-01-31 19:05:22 +0000 |
|---|---|---|
| committer | Craig Topper <craig.topper@intel.com> | 2019-01-31 19:05:22 +0000 |
| commit | a8f074544020e45856f9afa760fc07419380dddc (patch) | |
| tree | f0e039a2cfe8cf70c8461ce1077750e0bc473978 /llvm/lib | |
| parent | dd426c2fbdcbe066fb0ba4cdf85a7236a54b1522 (diff) | |
| download | bcm5719-llvm-a8f074544020e45856f9afa760fc07419380dddc.tar.gz bcm5719-llvm-a8f074544020e45856f9afa760fc07419380dddc.zip | |
Revert "[X86] Mark EMMS and FEMMS as clobbering MM0-7 and ST0-7."
This is causing a failure in chromium
llvm-svn: 352782
Diffstat (limited to 'llvm/lib')
| -rw-r--r-- | llvm/lib/Target/X86/X86Instr3DNow.td | 4 | ||||
| -rw-r--r-- | llvm/lib/Target/X86/X86InstrMMX.td | 4 |
2 files changed, 2 insertions, 6 deletions
diff --git a/llvm/lib/Target/X86/X86Instr3DNow.td b/llvm/lib/Target/X86/X86Instr3DNow.td index cd1b0636597..af4a22adc21 100644 --- a/llvm/lib/Target/X86/X86Instr3DNow.td +++ b/llvm/lib/Target/X86/X86Instr3DNow.td @@ -73,9 +73,7 @@ defm PFSUBR : I3DNow_binop_rm_int<0xAA, "pfsubr", WriteFAdd, 1>; defm PI2FD : I3DNow_conv_rm_int<0x0D, "pi2fd", WriteCvtI2PS>; defm PMULHRW : I3DNow_binop_rm_int<0xB7, "pmulhrw", SchedWriteVecIMul.MMX, 1>; -let SchedRW = [WriteEMMS], - Defs = [MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7, - ST0, ST1, ST2, ST3, ST4, ST5, ST6, ST7] in +let SchedRW = [WriteEMMS] in def FEMMS : I3DNow<0x0E, RawFrm, (outs), (ins), "femms", [(int_x86_mmx_femms)]>, TB; diff --git a/llvm/lib/Target/X86/X86InstrMMX.td b/llvm/lib/Target/X86/X86InstrMMX.td index 57835b1a256..8e2a45b1bed 100644 --- a/llvm/lib/Target/X86/X86InstrMMX.td +++ b/llvm/lib/Target/X86/X86InstrMMX.td @@ -152,9 +152,7 @@ multiclass sse12_cvt_pint_3addr<bits<8> opc, RegisterClass SrcRC, // MMX EMMS Instruction //===----------------------------------------------------------------------===// -let SchedRW = [WriteEMMS], - Defs = [MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7, - ST0, ST1, ST2, ST3, ST4, ST5, ST6, ST7] in +let SchedRW = [WriteEMMS] in def MMX_EMMS : MMXI<0x77, RawFrm, (outs), (ins), "emms", [(int_x86_mmx_emms)]>; //===----------------------------------------------------------------------===// |
