summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorAkira Hatanaka <ahatanak@gmail.com>2011-05-28 01:41:05 +0000
committerAkira Hatanaka <ahatanak@gmail.com>2011-05-28 01:41:05 +0000
commita6664cdbf06d3eef7991264db88aea41dd25e1f2 (patch)
tree3ca1e6d09da36340e33f17cb9bbf683190735df7 /llvm/lib
parentd00e8ad8036ce57801ce88840e944f318e830046 (diff)
downloadbcm5719-llvm-a6664cdbf06d3eef7991264db88aea41dd25e1f2.tar.gz
bcm5719-llvm-a6664cdbf06d3eef7991264db88aea41dd25e1f2.zip
Change the set of callee-saved registers for non-MIPS32 architectures specified
in MipsRegisterInfo::getCalleeSavedRegs so that both registers paired for a double precision register get saved. llvm-svn: 132243
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/Mips/MipsRegisterInfo.cpp10
1 files changed, 1 insertions, 9 deletions
diff --git a/llvm/lib/Target/Mips/MipsRegisterInfo.cpp b/llvm/lib/Target/Mips/MipsRegisterInfo.cpp
index 7674c6def23..c8598ec8ef9 100644
--- a/llvm/lib/Target/Mips/MipsRegisterInfo.cpp
+++ b/llvm/lib/Target/Mips/MipsRegisterInfo.cpp
@@ -104,12 +104,6 @@ getCalleeSavedRegs(const MachineFunction *MF) const
Mips::S3, Mips::S2, Mips::S1, Mips::S0, 0
};
- static const unsigned BitMode32CalleeSavedRegs[] = {
- Mips::F30, Mips::F28, Mips::F26, Mips::F24, Mips::F22, Mips::F20,
- Mips::RA, Mips::FP, Mips::S7, Mips::S6, Mips::S5, Mips::S4,
- Mips::S3, Mips::S2, Mips::S1, Mips::S0, 0
- };
-
static const unsigned Mips32CalleeSavedRegs[] = {
Mips::D15, Mips::D14, Mips::D13, Mips::D12, Mips::D11, Mips::D10,
Mips::RA, Mips::FP, Mips::S7, Mips::S6, Mips::S5, Mips::S4,
@@ -118,10 +112,8 @@ getCalleeSavedRegs(const MachineFunction *MF) const
if (Subtarget.isSingleFloat())
return SingleFloatOnlyCalleeSavedRegs;
- else if (Subtarget.isMips32())
- return Mips32CalleeSavedRegs;
else
- return BitMode32CalleeSavedRegs;
+ return Mips32CalleeSavedRegs;
}
BitVector MipsRegisterInfo::
OpenPOWER on IntegriCloud