summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2015-02-03 22:39:28 +0000
committerSimon Pilgrim <llvm-dev@redking.me.uk>2015-02-03 22:39:28 +0000
commit9eecb14bd9944177e8f2d8640924d66b25dede05 (patch)
treee5909301c6b47230a9a91bbc01a4a9fffc7a9e99 /llvm/lib
parent14177b748a40c9624c7bc0c3612e33bc8c00b747 (diff)
downloadbcm5719-llvm-9eecb14bd9944177e8f2d8640924d66b25dede05.tar.gz
bcm5719-llvm-9eecb14bd9944177e8f2d8640924d66b25dede05.zip
Fixed unused variable warning.
llvm-svn: 228054
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index ea6dcf51c63..c1aa49a8bae 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -7818,7 +7818,6 @@ static SDValue lowerVectorShuffleAsBitShift(SDLoc DL, MVT VT, SDValue V1,
SDValue V2, ArrayRef<int> Mask,
SelectionDAG &DAG) {
SmallBitVector Zeroable = computeZeroableShuffleElements(Mask, V1, V2);
- const TargetLowering &TLI = DAG.getTargetLoweringInfo();
int Size = Mask.size();
assert(Size == VT.getVectorNumElements() && "Unexpected mask size");
@@ -7832,7 +7831,8 @@ static SDValue lowerVectorShuffleAsBitShift(SDLoc DL, MVT VT, SDValue V1,
auto MatchBitShift = [&](int Shift, int Scale) -> SDValue {
MVT ShiftSVT = MVT::getIntegerVT(VT.getScalarSizeInBits() * Scale);
MVT ShiftVT = MVT::getVectorVT(ShiftSVT, Size / Scale);
- assert(TLI.isTypeLegal(ShiftVT) && "Illegal integer vector type");
+ assert(DAG.getTargetLoweringInfo().isTypeLegal(ShiftVT) &&
+ "Illegal integer vector type");
bool MatchLeft = true, MatchRight = true;
for (int i = 0; i != Size; i += Scale) {
OpenPOWER on IntegriCloud