diff options
| author | Hao Liu <Hao.Liu@arm.com> | 2014-04-28 07:34:27 +0000 |
|---|---|---|
| committer | Hao Liu <Hao.Liu@arm.com> | 2014-04-28 07:34:27 +0000 |
| commit | 9a342778b9ed69df03175ebfc915d1025218bc5a (patch) | |
| tree | f29b73d74affd6456f5f430deaf0d4ddf912ce1a /llvm/lib | |
| parent | 9164d9b3045f23da9f1a4118c00e67f9d8c06586 (diff) | |
| download | bcm5719-llvm-9a342778b9ed69df03175ebfc915d1025218bc5a.tar.gz bcm5719-llvm-9a342778b9ed69df03175ebfc915d1025218bc5a.zip | |
[ARM64]Fix a bug cannot select UQSHL/SQSHL with constant i64 shift amount.
llvm-svn: 207399
Diffstat (limited to 'llvm/lib')
| -rw-r--r-- | llvm/lib/Target/ARM64/ARM64InstrFormats.td | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM64/ARM64InstrFormats.td b/llvm/lib/Target/ARM64/ARM64InstrFormats.td index 2db7449d6aa..86ddb0722a1 100644 --- a/llvm/lib/Target/ARM64/ARM64InstrFormats.td +++ b/llvm/lib/Target/ARM64/ARM64InstrFormats.td @@ -6868,10 +6868,12 @@ multiclass SIMDScalarLShiftBHSD<bit U, bits<5> opc, string asm, def d : BaseSIMDScalarShift<U, opc, {1,?,?,?,?,?,?}, FPR64, FPR64, vecshiftL64, asm, - [(set (v1i64 FPR64:$Rd), (OpNode (v1i64 FPR64:$Rn), - (i32 vecshiftL64:$imm)))]> { + [(set (i64 FPR64:$Rd), (OpNode (i64 FPR64:$Rn), (i32 vecshiftL64:$imm)))]> { let Inst{21-16} = imm{5-0}; } + + def : Pat<(v1i64 (OpNode (v1i64 FPR64:$Rn), (i32 vecshiftL64:$imm))), + (!cast<Instruction>(NAME # "d") FPR64:$Rn, vecshiftL64:$imm)>; } multiclass SIMDScalarRShiftBHSD<bit U, bits<5> opc, string asm> { |
