summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorOwen Anderson <resistor@mac.com>2008-08-13 23:36:23 +0000
committerOwen Anderson <resistor@mac.com>2008-08-13 23:36:23 +0000
commit99e911fb16b89efc2d80cc853f938ab8ec34ee20 (patch)
treee889d68987cff77c78d20f3b49ab973890c35e33 /llvm/lib
parentcb46c144bcd70708da014a22b3bf3986d49aa4f0 (diff)
downloadbcm5719-llvm-99e911fb16b89efc2d80cc853f938ab8ec34ee20.tar.gz
bcm5719-llvm-99e911fb16b89efc2d80cc853f938ab8ec34ee20.zip
Get rid of a use of std::map.
llvm-svn: 54770
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/CodeGen/RegAllocLinearScan.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/RegAllocLinearScan.cpp b/llvm/lib/CodeGen/RegAllocLinearScan.cpp
index 9e5087b4a68..3ab4b026689 100644
--- a/llvm/lib/CodeGen/RegAllocLinearScan.cpp
+++ b/llvm/lib/CodeGen/RegAllocLinearScan.cpp
@@ -64,7 +64,7 @@ namespace {
/// compiled, and keeps track of which register classes have registers that
/// belong to multiple classes or have aliases that are in other classes.
EquivalenceClasses<const TargetRegisterClass*> RelatedRegClasses;
- std::map<unsigned, const TargetRegisterClass*> OneClassForEachPhysReg;
+ DenseMap<unsigned, const TargetRegisterClass*> OneClassForEachPhysReg;
MachineFunction* mf_;
MachineRegisterInfo* mri_;
@@ -221,7 +221,7 @@ void RALinScan::ComputeRelatedRegClasses() {
// belongs to, add info about aliases. We don't need to do this for targets
// without register aliases.
if (HasAliases)
- for (std::map<unsigned, const TargetRegisterClass*>::iterator
+ for (DenseMap<unsigned, const TargetRegisterClass*>::iterator
I = OneClassForEachPhysReg.begin(), E = OneClassForEachPhysReg.end();
I != E; ++I)
for (const unsigned *AS = TRI.getAliasSet(I->first); *AS; ++AS)
OpenPOWER on IntegriCloud