summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorBob Wilson <bob.wilson@apple.com>2011-08-05 07:24:09 +0000
committerBob Wilson <bob.wilson@apple.com>2011-08-05 07:24:09 +0000
commit8de11bab761ec14ff8241736afd9d85b65a94276 (patch)
tree5fa24ec161188c9492e2abcf08b9a3a92b8cd430 /llvm/lib
parent5e88304ef514a12372b64b63c6139f4b0eb68642 (diff)
downloadbcm5719-llvm-8de11bab761ec14ff8241736afd9d85b65a94276.tar.gz
bcm5719-llvm-8de11bab761ec14ff8241736afd9d85b65a94276.zip
Add missing register constraint for some VLD3/VLD4 pseudo instructions.
<rdar://problem/9878189> llvm-svn: 136962
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/ARM/ARMInstrNEON.td3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrNEON.td b/llvm/lib/Target/ARM/ARMInstrNEON.td
index 0df62f45634..48071155c6e 100644
--- a/llvm/lib/Target/ARM/ARMInstrNEON.td
+++ b/llvm/lib/Target/ARM/ARMInstrNEON.td
@@ -175,7 +175,8 @@ class VLDQQWBPseudo<InstrItinClass itin>
(ins addrmode6:$addr, am6offset:$offset), itin,
"$addr.addr = $wb">;
class VLDQQQQPseudo<InstrItinClass itin>
- : PseudoNLdSt<(outs QQQQPR:$dst), (ins addrmode6:$addr, QQQQPR:$src),itin,"">;
+ : PseudoNLdSt<(outs QQQQPR:$dst), (ins addrmode6:$addr, QQQQPR:$src),itin,
+ "$src = $dst">;
class VLDQQQQWBPseudo<InstrItinClass itin>
: PseudoNLdSt<(outs QQQQPR:$dst, GPR:$wb),
(ins addrmode6:$addr, am6offset:$offset, QQQQPR:$src), itin,
OpenPOWER on IntegriCloud