summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorDan Gohman <dan433584@gmail.com>2016-02-19 19:22:44 +0000
committerDan Gohman <dan433584@gmail.com>2016-02-19 19:22:44 +0000
commit87e368b7db8ec570b82f94c706734320a7145e6c (patch)
tree037998ac98370b139bdcc57e428f97c4a5dbe948 /llvm/lib
parent41331afaef7d4211b8d3ade96b562f1a106773b9 (diff)
downloadbcm5719-llvm-87e368b7db8ec570b82f94c706734320a7145e6c.tar.gz
bcm5719-llvm-87e368b7db8ec570b82f94c706734320a7145e6c.zip
[WebAssembly] Add another optimization idea to README.txt.
llvm-svn: 261354
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/WebAssembly/README.txt6
1 files changed, 6 insertions, 0 deletions
diff --git a/llvm/lib/Target/WebAssembly/README.txt b/llvm/lib/Target/WebAssembly/README.txt
index 68f902ee59f..a2b35b23447 100644
--- a/llvm/lib/Target/WebAssembly/README.txt
+++ b/llvm/lib/Target/WebAssembly/README.txt
@@ -100,3 +100,9 @@ WebAssembly registers are implicitly initialized to zero. Explicit zeroing is
therefore often redundant and could be optimized away.
//===---------------------------------------------------------------------===//
+
+Small indices may use smaller encodings than large indices.
+WebAssemblyRegRenumbering should sort registers according to their usage
+frequency to maximize the usage of smaller encodings.
+
+//===---------------------------------------------------------------------===//
OpenPOWER on IntegriCloud