summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorEric Christopher <echristo@gmail.com>2015-03-12 23:13:03 +0000
committerEric Christopher <echristo@gmail.com>2015-03-12 23:13:03 +0000
commit7fde301d5b63aefcafda85fb9e9355878c5e3ef1 (patch)
tree8427cb20b8863e609879e412a5c895ab496f8eed /llvm/lib
parentae32649ff256395d2f56ab86ff5eefc06755dea7 (diff)
downloadbcm5719-llvm-7fde301d5b63aefcafda85fb9e9355878c5e3ef1.tar.gz
bcm5719-llvm-7fde301d5b63aefcafda85fb9e9355878c5e3ef1.zip
Move a variable into the assert where it's used - fixes a -Asserts
build warning/error. llvm-svn: 232119
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/ARM/ThumbRegisterInfo.cpp3
1 files changed, 1 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp b/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp
index e70b6172b46..b5f9d7e38f2 100644
--- a/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp
+++ b/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp
@@ -355,8 +355,7 @@ bool ThumbRegisterInfo::rewriteFrameIndex(MachineBasicBlock::iterator II,
const ARMBaseInstrInfo &TII) const {
MachineInstr &MI = *II;
MachineBasicBlock &MBB = *MI.getParent();
- const MachineFunction &MF = *MBB.getParent();
- assert(MF.getSubtarget<ARMSubtarget>().isThumb1Only() &&
+ assert(MBB.getParent()->getSubtarget<ARMSubtarget>().isThumb1Only() &&
"This isn't needed for thumb2!");
DebugLoc dl = MI.getDebugLoc();
MachineInstrBuilder MIB(*MBB.getParent(), &MI);
OpenPOWER on IntegriCloud