summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorEric Christopher <echristo@apple.com>2010-11-30 19:14:07 +0000
committerEric Christopher <echristo@apple.com>2010-11-30 19:14:07 +0000
commit78b4efb472ef0da5903ae06d00b9ab7afc57dfcb (patch)
treea40ac6b7b36e4c74d91f6097540e26274e789732 /llvm/lib
parent5d02a7e5538613f392e79d12fb8411edd8f93995 (diff)
downloadbcm5719-llvm-78b4efb472ef0da5903ae06d00b9ab7afc57dfcb.tar.gz
bcm5719-llvm-78b4efb472ef0da5903ae06d00b9ab7afc57dfcb.zip
Noticed this on inspection, fix and update some comments.
llvm-svn: 120447
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/ARM/ARMFastISel.cpp7
1 files changed, 4 insertions, 3 deletions
diff --git a/llvm/lib/Target/ARM/ARMFastISel.cpp b/llvm/lib/Target/ARM/ARMFastISel.cpp
index 50ec370d7ff..1eec32248f8 100644
--- a/llvm/lib/Target/ARM/ARMFastISel.cpp
+++ b/llvm/lib/Target/ARM/ARMFastISel.cpp
@@ -933,12 +933,13 @@ bool ARMFastISel::ARMEmitStore(EVT VT, unsigned SrcReg, Address &Addr) {
MachineMemOperand::MOLoad,
MFI.getObjectSize(FI),
MFI.getObjectAlignment(FI));
- // LDRH needs an additional operand.
+ // ARM::STRH needs an additional operand.
if (!isThumb && VT.getSimpleVT().SimpleTy == MVT::i16)
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
TII.get(StrOpc))
.addReg(SrcReg, getKillRegState(true))
- .addFrameIndex(FI).addImm(Offset).addMemOperand(MMO));
+ .addFrameIndex(FI).addReg(0).addImm(Offset)
+ .addMemOperand(MMO));
else
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
TII.get(StrOpc))
@@ -948,7 +949,7 @@ bool ARMFastISel::ARMEmitStore(EVT VT, unsigned SrcReg, Address &Addr) {
return true;
}
- // ARM::LDRH needs an additional operand.
+ // ARM::STRH needs an additional operand.
if (!isThumb && VT.getSimpleVT().SimpleTy == MVT::i16)
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
TII.get(StrOpc))
OpenPOWER on IntegriCloud