summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2010-12-08 22:50:19 +0000
committerJim Grosbach <grosbach@apple.com>2010-12-08 22:50:19 +0000
commit663e4ce357ea2eace958df902c9dc63de7b8638f (patch)
tree2c8801a0895b83c70f7909cb5d8dcb8363847db1 /llvm/lib
parent00afcbe366d120c0e20701b6347a65d427186cb0 (diff)
downloadbcm5719-llvm-663e4ce357ea2eace958df902c9dc63de7b8638f.tar.gz
bcm5719-llvm-663e4ce357ea2eace958df902c9dc63de7b8638f.zip
Add operand encoding for Thumb2 addw SP + imm. rdar://8745434
llvm-svn: 121305
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/ARM/ARMInstrThumb2.td12
1 files changed, 8 insertions, 4 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrThumb2.td b/llvm/lib/Target/ARM/ARMInstrThumb2.td
index 5a36797216b..066e601ea70 100644
--- a/llvm/lib/Target/ARM/ARMInstrThumb2.td
+++ b/llvm/lib/Target/ARM/ARMInstrThumb2.td
@@ -1152,14 +1152,18 @@ def t2ADDrSPi : T2sTwoRegImm<(outs GPR:$Rd), (ins GPR:$sp, t2_so_imm:$imm),
let Inst{19-16} = 0b1101; // Rn = sp
let Inst{15} = 0;
}
-def t2ADDrSPi12 : T2TwoRegImm<(outs GPR:$Rd), (ins GPR:$sp, imm0_4095:$imm),
+def t2ADDrSPi12 : T2I<(outs GPR:$Rd), (ins GPR:$sp, imm0_4095:$imm),
IIC_iALUi, "addw", "\t$Rd, $sp, $imm", []> {
+ bits<4> Rd;
+ bits<12> imm;
let Inst{31-27} = 0b11110;
- let Inst{25} = 1;
- let Inst{24-21} = 0b0000;
- let Inst{20} = 0; // The S bit.
+ let Inst{26} = imm{11};
+ let Inst{25-20} = 0b100000;
let Inst{19-16} = 0b1101; // Rn = sp
let Inst{15} = 0;
+ let Inst{14-12} = imm{10-8};
+ let Inst{11-8} = Rd;
+ let Inst{7-0} = imm{7-0};
}
// ADD r, sp, so_reg
OpenPOWER on IntegriCloud