summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorChad Rosier <mcrosier@apple.com>2012-01-06 20:11:59 +0000
committerChad Rosier <mcrosier@apple.com>2012-01-06 20:11:59 +0000
commit64dc8aa44fea539c415757dec7b0236c09862d4a (patch)
treed3d6f7b8fc818102ae2a92a31c53609213d365aa /llvm/lib
parent598f3d219d5f7b43a8eac8f690ca78151cb15e1e (diff)
downloadbcm5719-llvm-64dc8aa44fea539c415757dec7b0236c09862d4a.tar.gz
bcm5719-llvm-64dc8aa44fea539c415757dec7b0236c09862d4a.zip
Initializing to false makes better sense. Thanks, David.
llvm-svn: 147679
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonISelLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp b/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
index fca1de0b360..44b74e3c938 100644
--- a/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
@@ -645,7 +645,7 @@ bool HexagonTargetLowering::getPostIndexedAddressParts(SDNode *N, SDNode *Op,
return false;
}
- bool isInc = 0;
+ bool isInc = false;
bool isLegal = getIndexedAddressParts(Op, VT, isSEXTLoad, Base, Offset,
isInc, DAG);
// ShiftAmount = number of left-shifted bits in the Hexagon instruction.
OpenPOWER on IntegriCloud