diff options
author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2016-06-28 00:11:26 +0000 |
---|---|---|
committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2016-06-28 00:11:26 +0000 |
commit | 55dff27122e7af89328d85061e9c07dda0d2acdd (patch) | |
tree | 237c2c93009e9f6cd8e1ccbc7c8b924ba98ab3cc /llvm/lib | |
parent | 296f166aa3d4d051090c0b6061e964e4a15e4ea3 (diff) | |
download | bcm5719-llvm-55dff27122e7af89328d85061e9c07dda0d2acdd.tar.gz bcm5719-llvm-55dff27122e7af89328d85061e9c07dda0d2acdd.zip |
AMDGPU: Fix global isel build
llvm-svn: 273964
Diffstat (limited to 'llvm/lib')
-rw-r--r-- | llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 18 | ||||
-rw-r--r-- | llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 12 |
2 files changed, 15 insertions, 15 deletions
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp b/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp index d5dfe53356f..622e14c0767 100644 --- a/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp +++ b/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp @@ -16,7 +16,6 @@ #include "AMDGPUCallLowering.h" #include "R600ISelLowering.h" #include "R600InstrInfo.h" -#include "R600MachineScheduler.h" #include "SIFrameLowering.h" #include "SIISelLowering.h" #include "SIInstrInfo.h" @@ -33,17 +32,6 @@ using namespace llvm; #define GET_SUBTARGETINFO_CTOR #include "AMDGPUGenSubtargetInfo.inc" -#ifdef LLVM_BUILD_GLOBAL_ISEL -namespace { -struct AMDGPUGISelActualAccessor : public GISelAccessor { - std::unique_ptr<CallLowering> CallLoweringInfo; - const CallLowering *getCallLowering() const override { - return CallLoweringInfo.get(); - } -}; -} // End anonymous namespace. -#endif - AMDGPUSubtarget::~AMDGPUSubtarget() {} AMDGPUSubtarget & @@ -218,9 +206,9 @@ unsigned R600Subtarget::getStackEntrySize() const { } void SISubtarget::overrideSchedPolicy(MachineSchedPolicy &Policy, - MachineInstr *begin, - MachineInstr *end, - unsigned NumRegionInstrs) const { + MachineInstr *begin, + MachineInstr *end, + unsigned NumRegionInstrs) const { // Track register pressure so the scheduler can try to decrease // pressure once register usage is above the threshold defined by // SIRegisterInfo::getRegPressureSetLimit() diff --git a/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp b/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp index 945f82c54f3..50d12393482 100644 --- a/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp +++ b/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp @@ -23,6 +23,7 @@ #include "SIISelLowering.h" #include "SIInstrInfo.h" #include "llvm/Analysis/Passes.h" +#include "llvm/CodeGen/GlobalISel/CallLowering.h" #include "llvm/CodeGen/GlobalISel/IRTranslator.h" #include "llvm/CodeGen/MachineFunctionAnalysis.h" #include "llvm/CodeGen/MachineModuleInfo.h" @@ -194,6 +195,17 @@ const R600Subtarget *R600TargetMachine::getSubtargetImpl( // GCN Target Machine (SI+) //===----------------------------------------------------------------------===// +#ifdef LLVM_BUILD_GLOBAL_ISEL +namespace { +struct SIGISelActualAccessor : public GISelAccessor { + std::unique_ptr<CallLowering> CallLoweringInfo; + const CallLowering *getCallLowering() const override { + return CallLoweringInfo.get(); + } +}; +} // End anonymous namespace. +#endif + GCNTargetMachine::GCNTargetMachine(const Target &T, const Triple &TT, StringRef CPU, StringRef FS, TargetOptions Options, |