summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2010-11-18 18:01:40 +0000
committerJim Grosbach <grosbach@apple.com>2010-11-18 18:01:40 +0000
commit51fdc47a118894d3421c45e6e042631393c9e22b (patch)
treeff67b83a4dbe49f2248da33f0578b3055c6877ff /llvm/lib
parent5a1a2d53dee0a4eeaa315edc0c44b40c43326c96 (diff)
downloadbcm5719-llvm-51fdc47a118894d3421c45e6e042631393c9e22b.tar.gz
bcm5719-llvm-51fdc47a118894d3421c45e6e042631393c9e22b.zip
ARMPseudoInst instructions should default to being considered a single 4-byte
instruction. Any that may be expanded otherwise by MC lowering should override this value. rdar://8683274 llvm-svn: 119713
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/ARM/ARMInstrFormats.td3
1 files changed, 3 insertions, 0 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrFormats.td b/llvm/lib/Target/ARM/ARMInstrFormats.td
index e84b98d1003..3533ce68593 100644
--- a/llvm/lib/Target/ARM/ARMInstrFormats.td
+++ b/llvm/lib/Target/ARM/ARMInstrFormats.td
@@ -249,6 +249,9 @@ class PseudoInst<dag oops, dag iops, InstrItinClass itin, list<dag> pattern>
class ARMPseudoInst<dag oops, dag iops, InstrItinClass itin,
list<dag> pattern>
: PseudoInst<oops, iops, itin, pattern> {
+ // Default these to 4byte size, as they're almost always expanded to a
+ // single instruction. Any exceptions can override the SZ field value.
+ let SZ = Size4Bytes;
list<Predicate> Predicates = [IsARM];
}
OpenPOWER on IntegriCloud