summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorNate Begeman <natebegeman@mac.com>2005-04-06 22:42:08 +0000
committerNate Begeman <natebegeman@mac.com>2005-04-06 22:42:08 +0000
commit505f6b760d74af083087953f313effb10eb34253 (patch)
treea10674404c45d9e942adfa50750d6ea379b69beb /llvm/lib
parent7ca0947274ef5eb4352ca73c24f1156f9b2b63cd (diff)
downloadbcm5719-llvm-505f6b760d74af083087953f313effb10eb34253.tar.gz
bcm5719-llvm-505f6b760d74af083087953f313effb10eb34253.zip
Fix some shift bugs
llvm-svn: 21126
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/PowerPC/PPC32ISelSimple.cpp15
1 files changed, 12 insertions, 3 deletions
diff --git a/llvm/lib/Target/PowerPC/PPC32ISelSimple.cpp b/llvm/lib/Target/PowerPC/PPC32ISelSimple.cpp
index 80c554c824a..4a318b259b7 100644
--- a/llvm/lib/Target/PowerPC/PPC32ISelSimple.cpp
+++ b/llvm/lib/Target/PowerPC/PPC32ISelSimple.cpp
@@ -2779,8 +2779,13 @@ void PPC32ISel::emitShiftOperation(MachineBasicBlock *MBB,
.addImm(32-Amount).addImm(Amount).addImm(31);
BuildMI(*MBB, IP, PPC::RLWIMI, 5, DestReg+1).addReg(TempReg)
.addReg(SrcReg).addImm(32-Amount).addImm(0).addImm(Amount-1);
- BuildMI(*MBB, IP, PPC::RLWINM, 4, DestReg).addReg(SrcReg)
- .addImm(32-Amount).addImm(Amount).addImm(31);
+ if (isSigned) {
+ BuildMI(*MBB, IP, PPC::SRAWI, 2, DestReg).addReg(SrcReg)
+ .addImm(Amount);
+ } else {
+ BuildMI(*MBB, IP, PPC::RLWINM, 4, DestReg).addReg(SrcReg)
+ .addImm(32-Amount).addImm(Amount).addImm(31);
+ }
}
} else { // Shifting more than 32 bits
Amount -= 32;
@@ -2805,7 +2810,11 @@ void PPC32ISel::emitShiftOperation(MachineBasicBlock *MBB,
BuildMI(*MBB, IP, PPC::OR, 2, DestReg+1).addReg(SrcReg)
.addReg(SrcReg);
}
- BuildMI(*MBB, IP,PPC::LI, 1, DestReg).addSImm(0);
+ if (isSigned)
+ BuildMI(*MBB, IP, PPC::SRAWI, 2, DestReg).addReg(SrcReg)
+ .addImm(31);
+ else
+ BuildMI(*MBB, IP,PPC::LI, 1, DestReg).addSImm(0);
}
}
} else {
OpenPOWER on IntegriCloud