diff options
author | Craig Topper <craig.topper@gmail.com> | 2015-11-02 07:24:40 +0000 |
---|---|---|
committer | Craig Topper <craig.topper@gmail.com> | 2015-11-02 07:24:40 +0000 |
commit | 45e83b8ba7fa20f58899e9ef4a3e05cb58c59b85 (patch) | |
tree | c3131b098ce3bdb1c03460854c4ccb35940b6af9 /llvm/lib | |
parent | cc56e3a1fca3d1500378b04af719d2ae40c10824 (diff) | |
download | bcm5719-llvm-45e83b8ba7fa20f58899e9ef4a3e05cb58c59b85.tar.gz bcm5719-llvm-45e83b8ba7fa20f58899e9ef4a3e05cb58c59b85.zip |
[X86] Remove assertions that check for valid scale values on scatter/gather intrinsics. Nothing upstream prevented illegal values from getting here.
llvm-svn: 251780
Diffstat (limited to 'llvm/lib')
-rw-r--r-- | llvm/lib/Target/X86/X86ISelLowering.cpp | 8 |
1 files changed, 0 insertions, 8 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp index dd085c21f7a..4240aaafe57 100644 --- a/llvm/lib/Target/X86/X86ISelLowering.cpp +++ b/llvm/lib/Target/X86/X86ISelLowering.cpp @@ -16652,10 +16652,6 @@ static SDValue getGatherNode(unsigned Opc, SDValue Op, SelectionDAG &DAG, const X86Subtarget * Subtarget) { SDLoc dl(Op); auto *C = cast<ConstantSDNode>(ScaleOp); - unsigned ScaleVal = C->getZExtValue(); - if (ScaleVal > 2 && ScaleVal != 4 && ScaleVal != 8) - llvm_unreachable("Valid scale values are 1, 2, 4, 8"); - SDValue Scale = DAG.getTargetConstant(C->getZExtValue(), dl, MVT::i8); MVT MaskVT = MVT::getVectorVT(MVT::i1, Index.getSimpleValueType().getVectorNumElements()); @@ -16689,10 +16685,6 @@ static SDValue getScatterNode(unsigned Opc, SDValue Op, SelectionDAG &DAG, SDValue Index, SDValue ScaleOp, SDValue Chain) { SDLoc dl(Op); auto *C = cast<ConstantSDNode>(ScaleOp); - unsigned ScaleVal = C->getZExtValue(); - if (ScaleVal > 2 && ScaleVal != 4 && ScaleVal != 8) - llvm_unreachable("Valid scale values are 1, 2, 4, 8"); - SDValue Scale = DAG.getTargetConstant(C->getZExtValue(), dl, MVT::i8); SDValue Disp = DAG.getTargetConstant(0, dl, MVT::i32); SDValue Segment = DAG.getRegister(0, MVT::i32); |