summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2010-11-12 18:13:26 +0000
committerJim Grosbach <grosbach@apple.com>2010-11-12 18:13:26 +0000
commit3fd741191d1d4e4d3f6627705be2e443a7ce8ef5 (patch)
treed376282f1eebce3ae6ec5c63e26febf4d9ebdb23 /llvm/lib
parentff5f8680d8a83dba7d4d3aa2ac3418de4d2f935c (diff)
downloadbcm5719-llvm-3fd741191d1d4e4d3f6627705be2e443a7ce8ef5.tar.gz
bcm5719-llvm-3fd741191d1d4e4d3f6627705be2e443a7ce8ef5.zip
Fill in the default predication bits for ARM unconditional branch.
llvm-svn: 118907
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/ARM/ARMInstrInfo.td1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrInfo.td b/llvm/lib/Target/ARM/ARMInstrInfo.td
index b8948322c20..d2ac149928c 100644
--- a/llvm/lib/Target/ARM/ARMInstrInfo.td
+++ b/llvm/lib/Target/ARM/ARMInstrInfo.td
@@ -1381,6 +1381,7 @@ let isBranch = 1, isTerminator = 1 in {
def B : ABXI<0b1010, (outs), (ins brtarget:$target), IIC_Br,
"b\t$target", [(br bb:$target)]> {
bits<24> target;
+ let Inst{31-28} = 0b1110;
let Inst{23-0} = target;
}
OpenPOWER on IntegriCloud