diff options
| author | Simon Pilgrim <llvm-dev@redking.me.uk> | 2016-11-20 14:05:23 +0000 |
|---|---|---|
| committer | Simon Pilgrim <llvm-dev@redking.me.uk> | 2016-11-20 14:05:23 +0000 |
| commit | 3f10e9953d28de37a32a4e744bc0b98bb449d97d (patch) | |
| tree | 9702005eee52534787abbf08fab710443fbe0986 /llvm/lib | |
| parent | 096b6d4f812592c1fcff5763d3eb28af039c557f (diff) | |
| download | bcm5719-llvm-3f10e9953d28de37a32a4e744bc0b98bb449d97d.tar.gz bcm5719-llvm-3f10e9953d28de37a32a4e744bc0b98bb449d97d.zip | |
Strip trailing whitespace
llvm-svn: 287492
Diffstat (limited to 'llvm/lib')
| -rw-r--r-- | llvm/lib/Target/X86/X86InstrAVX512.td | 18 |
1 files changed, 9 insertions, 9 deletions
diff --git a/llvm/lib/Target/X86/X86InstrAVX512.td b/llvm/lib/Target/X86/X86InstrAVX512.td index c0bd966bd98..b1b7b2788d0 100644 --- a/llvm/lib/Target/X86/X86InstrAVX512.td +++ b/llvm/lib/Target/X86/X86InstrAVX512.td @@ -3316,11 +3316,11 @@ multiclass avx512_move_scalar_lowering<string InstrStr, SDNode OpNode, PatLeaf ZeroFP, X86VectorVTInfo _> { def : Pat<(_.VT (OpNode _.RC:$src0, - (_.VT (scalar_to_vector + (_.VT (scalar_to_vector (_.EltVT (X86selects (i1 (trunc GR32:$mask)), (_.EltVT _.FRC:$src1), (_.EltVT _.FRC:$src2))))))), - (COPY_TO_REGCLASS (!cast<Instruction>(InstrStr#rrk) + (COPY_TO_REGCLASS (!cast<Instruction>(InstrStr#rrk) (COPY_TO_REGCLASS _.FRC:$src2, _.RC), (COPY_TO_REGCLASS GR32:$mask, VK1WM), (_.VT _.RC:$src0), @@ -3328,11 +3328,11 @@ def : Pat<(_.VT (OpNode _.RC:$src0, _.RC)>; def : Pat<(_.VT (OpNode _.RC:$src0, - (_.VT (scalar_to_vector + (_.VT (scalar_to_vector (_.EltVT (X86selects (i1 (trunc GR32:$mask)), (_.EltVT _.FRC:$src1), (_.EltVT ZeroFP))))))), - (COPY_TO_REGCLASS (!cast<Instruction>(InstrStr#rrkz) + (COPY_TO_REGCLASS (!cast<Instruction>(InstrStr#rrkz) (COPY_TO_REGCLASS GR32:$mask, VK1WM), (_.VT _.RC:$src0), (COPY_TO_REGCLASS _.FRC:$src1, _.RC)), @@ -3344,14 +3344,14 @@ multiclass avx512_store_scalar_lowering<string InstrStr, AVX512VLVectorVTInfo _, dag Mask, RegisterClass MaskRC> { def : Pat<(masked_store addr:$dst, Mask, - (_.info512.VT (insert_subvector undef, + (_.info512.VT (insert_subvector undef, (_.info256.VT (insert_subvector undef, (_.info128.VT _.info128.RC:$src), (i64 0))), (i64 0)))), - (!cast<Instruction>(InstrStr#mrk) addr:$dst, + (!cast<Instruction>(InstrStr#mrk) addr:$dst, (i1 (COPY_TO_REGCLASS MaskRC:$mask, VK1WM)), - (COPY_TO_REGCLASS _.info128.RC:$src, _.info128.FRC))>; + (COPY_TO_REGCLASS _.info128.RC:$src, _.info128.FRC))>; } @@ -3360,10 +3360,10 @@ multiclass avx512_load_scalar_lowering<string InstrStr, AVX512VLVectorVTInfo _, def : Pat<(_.info128.VT (extract_subvector (_.info512.VT (masked_load addr:$srcAddr, Mask, - (_.info512.VT (bitconvert + (_.info512.VT (bitconvert (v16i32 immAllZerosV))))), (i64 0))), - (!cast<Instruction>(InstrStr#rmkz) + (!cast<Instruction>(InstrStr#rmkz) (i1 (COPY_TO_REGCLASS MaskRC:$mask, VK1WM)), addr:$srcAddr)>; |
