summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2009-09-29 20:11:10 +0000
committerJim Grosbach <grosbach@apple.com>2009-09-29 20:11:10 +0000
commit3ea3fe65944b950bb0b5ee08c3ee246ab9994881 (patch)
tree942f1ad50e0e3091f0b086acf3ca67d8be1da6e5 /llvm/lib
parent561977940cc834b2d56269a10de33d285c512a12 (diff)
downloadbcm5719-llvm-3ea3fe65944b950bb0b5ee08c3ee246ab9994881.tar.gz
bcm5719-llvm-3ea3fe65944b950bb0b5ee08c3ee246ab9994881.zip
Additional check for regno==0
llvm-svn: 83103
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/CodeGen/RegisterScavenging.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/RegisterScavenging.cpp b/llvm/lib/CodeGen/RegisterScavenging.cpp
index ada7b4665d3..b99f88f94da 100644
--- a/llvm/lib/CodeGen/RegisterScavenging.cpp
+++ b/llvm/lib/CodeGen/RegisterScavenging.cpp
@@ -280,7 +280,7 @@ unsigned RegScavenger::scavengeRegister(const TargetRegisterClass *RC,
// Exclude all the registers being used by the instruction.
for (unsigned i = 0, e = I->getNumOperands(); i != e; ++i) {
MachineOperand &MO = I->getOperand(i);
- if (MO.isReg() && !TRI->isVirtualRegister(MO.getReg()))
+ if (MO.isReg() && MO.getReg() != 0 && !TRI->isVirtualRegister(MO.getReg()))
Candidates.reset(MO.getReg());
}
OpenPOWER on IntegriCloud