summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2018-06-25 01:01:47 +0000
committerCraig Topper <craig.topper@intel.com>2018-06-25 01:01:47 +0000
commit3b18bdc46d667c91f38f39b1d237119d1a473158 (patch)
treeefba2d1c2a16d3b6c21fc14aa805edfd63402042 /llvm/lib
parent4331d6218dfc42a13a091866546b33576580ea60 (diff)
downloadbcm5719-llvm-3b18bdc46d667c91f38f39b1d237119d1a473158.tar.gz
bcm5719-llvm-3b18bdc46d667c91f38f39b1d237119d1a473158.zip
[X86] Simplify some code by using isOneConstant. NFC
llvm-svn: 335437
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp3
1 files changed, 1 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index dcf25c629d5..e0637094a06 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -32741,8 +32741,7 @@ static SDValue combineSelect(SDNode *N, SelectionDAG &DAG,
SDValue AndNode = Cond.getOperand(0);
if (AndNode.getOpcode() == ISD::AND && CC == ISD::SETEQ &&
isNullConstant(Cond.getOperand(1)) &&
- isa<ConstantSDNode>(AndNode.getOperand(1)) &&
- cast<ConstantSDNode>(AndNode.getOperand(1))->getAPIntValue() == 1) {
+ isOneConstant(AndNode.getOperand(1))) {
// LHS and RHS swapped due to
// setcc outputting 1 when AND resulted in 0 and vice versa.
AndNode = DAG.getZExtOrTrunc(AndNode, DL, MVT::i8);
OpenPOWER on IntegriCloud