diff options
| author | Brian Gaeke <gaeke@uiuc.edu> | 2004-05-14 06:54:56 +0000 |
|---|---|---|
| committer | Brian Gaeke <gaeke@uiuc.edu> | 2004-05-14 06:54:56 +0000 |
| commit | 35e73e1ca4e71322821ae7c21e01839748cc7e27 (patch) | |
| tree | 51af738f486b5e8d66e1e160e24c1b6626a20347 /llvm/lib | |
| parent | 0026512bacb035a84171451116c76290b5a3b048 (diff) | |
| download | bcm5719-llvm-35e73e1ca4e71322821ae7c21e01839748cc7e27.tar.gz bcm5719-llvm-35e73e1ca4e71322821ae7c21e01839748cc7e27.zip | |
Generate branch machine instructions with MachineBasicBlock operands instead of
LLVM BasicBlock operands.
llvm-svn: 13566
Diffstat (limited to 'llvm/lib')
| -rw-r--r-- | llvm/lib/Target/X86/InstSelectSimple.cpp | 16 |
1 files changed, 9 insertions, 7 deletions
diff --git a/llvm/lib/Target/X86/InstSelectSimple.cpp b/llvm/lib/Target/X86/InstSelectSimple.cpp index e0e641e1ac9..f9d53875320 100644 --- a/llvm/lib/Target/X86/InstSelectSimple.cpp +++ b/llvm/lib/Target/X86/InstSelectSimple.cpp @@ -1379,7 +1379,7 @@ void ISel::visitBranchInst(BranchInst &BI) { if (!BI.isConditional()) { // Unconditional branch? if (BI.getSuccessor(0) != NextBB) - BuildMI(BB, X86::JMP, 1).addPCDisp(BI.getSuccessor(0)); + BuildMI(BB, X86::JMP, 1).addMBB(MBBMap[BI.getSuccessor(0)]); return; } @@ -1392,12 +1392,12 @@ void ISel::visitBranchInst(BranchInst &BI) { BuildMI(BB, X86::TEST8rr, 2).addReg(condReg).addReg(condReg); if (BI.getSuccessor(1) == NextBB) { if (BI.getSuccessor(0) != NextBB) - BuildMI(BB, X86::JNE, 1).addPCDisp(BI.getSuccessor(0)); + BuildMI(BB, X86::JNE, 1).addMBB(MBBMap[BI.getSuccessor(0)]); } else { - BuildMI(BB, X86::JE, 1).addPCDisp(BI.getSuccessor(1)); + BuildMI(BB, X86::JE, 1).addMBB(MBBMap[BI.getSuccessor(1)]); if (BI.getSuccessor(0) != NextBB) - BuildMI(BB, X86::JMP, 1).addPCDisp(BI.getSuccessor(0)); + BuildMI(BB, X86::JMP, 1).addMBB(MBBMap[BI.getSuccessor(0)]); } return; } @@ -1429,14 +1429,16 @@ void ISel::visitBranchInst(BranchInst &BI) { }; if (BI.getSuccessor(0) != NextBB) { - BuildMI(BB, OpcodeTab[isSigned][OpNum], 1).addPCDisp(BI.getSuccessor(0)); + BuildMI(BB, OpcodeTab[isSigned][OpNum], 1) + .addMBB(MBBMap[BI.getSuccessor(0)]); if (BI.getSuccessor(1) != NextBB) - BuildMI(BB, X86::JMP, 1).addPCDisp(BI.getSuccessor(1)); + BuildMI(BB, X86::JMP, 1).addMBB(MBBMap[BI.getSuccessor(1)]); } else { // Change to the inverse condition... if (BI.getSuccessor(1) != NextBB) { OpNum ^= 1; - BuildMI(BB, OpcodeTab[isSigned][OpNum], 1).addPCDisp(BI.getSuccessor(1)); + BuildMI(BB, OpcodeTab[isSigned][OpNum], 1) + .addMBB(MBBMap[BI.getSuccessor(1)]); } } } |
