summaryrefslogtreecommitdiffstats
path: root/llvm/lib
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2006-07-28 06:05:06 +0000
committerEvan Cheng <evan.cheng@apple.com>2006-07-28 06:05:06 +0000
commit2e94538b8e82e34a7990c6c91b2950e4031583cb (patch)
tree963bc59e71dd88405923cd97527c76f7dd3ebc12 /llvm/lib
parent9372247ed5cae6e72a7126bc87edcc5a8366fca4 (diff)
downloadbcm5719-llvm-2e94538b8e82e34a7990c6c91b2950e4031583cb.tar.gz
bcm5719-llvm-2e94538b8e82e34a7990c6c91b2950e4031583cb.zip
Some clean up.
llvm-svn: 29382
Diffstat (limited to 'llvm/lib')
-rw-r--r--llvm/lib/Target/X86/X86ISelDAGToDAG.cpp14
1 files changed, 8 insertions, 6 deletions
diff --git a/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp b/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp
index cafb1662ce6..1af9b1459a6 100644
--- a/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp
+++ b/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp
@@ -33,8 +33,8 @@
#include "llvm/Support/Debug.h"
#include "llvm/Support/Visibility.h"
#include "llvm/ADT/Statistic.h"
+#include <deque>
#include <iostream>
-#include <list>
#include <set>
using namespace llvm;
@@ -125,7 +125,7 @@ namespace {
private:
void DetermineTopologicalOrdering();
- void DeterminReachibility(SDNode *f, SDNode *t);
+ void DetermineReachibility(SDNode *f, SDNode *t);
void Select(SDOperand &Result, SDOperand N);
@@ -239,7 +239,7 @@ bool X86DAGToDAGISel::CanBeFoldedBy(SDNode *N, SDNode *U) {
// If U use can somehow reach N through another path then U can't fold N or
// it will create a cycle. e.g. In the following diagram, U can reach N
- // through X. If N is foled into into U, then X is both a predecessor and
+ // through X. If N is foledd into into U, then X is both a predecessor and
// a successor of U.
//
// [ N ]
@@ -249,7 +249,7 @@ bool X86DAGToDAGISel::CanBeFoldedBy(SDNode *N, SDNode *U) {
// / [X]
// | ^
// [U]--------|
- DeterminReachibility(U, N);
+ DetermineReachibility(U, N);
assert(isReachable(U, N) && "Attempting to fold a non-operand node?");
for (SDNode::op_iterator I = U->op_begin(), E = U->op_end(); I != E; ++I) {
SDNode *P = I->Val;
@@ -269,7 +269,7 @@ void X86DAGToDAGISel::DetermineTopologicalOrdering() {
memset(RMRange, 0, DAGSize * sizeof(unsigned));
std::vector<unsigned> InDegree(DAGSize);
- std::list<SDNode*> Sources;
+ std::deque<SDNode*> Sources;
for (SelectionDAG::allnodes_iterator I = CurDAG->allnodes_begin(),
E = CurDAG->allnodes_end(); I != E; ++I) {
SDNode *N = I;
@@ -297,7 +297,9 @@ void X86DAGToDAGISel::DetermineTopologicalOrdering() {
}
}
-void X86DAGToDAGISel::DeterminReachibility(SDNode *f, SDNode *t) {
+/// DetermineReachibility - Determine reachibility between all pairs of nodes
+/// between f and t in topological order.
+void X86DAGToDAGISel::DetermineReachibility(SDNode *f, SDNode *t) {
if (!ReachibilityMatrix) {
unsigned RMSize = (DAGSize * DAGSize + 7) / 8;
ReachibilityMatrix = new unsigned char[RMSize];
OpenPOWER on IntegriCloud