summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Transforms
diff options
context:
space:
mode:
authorTom Stellard <thomas.stellard@amd.com>2014-04-07 19:45:41 +0000
committerTom Stellard <thomas.stellard@amd.com>2014-04-07 19:45:41 +0000
commit50122a58906e36184fd2a0f95944fbca6c6b08f0 (patch)
tree2b8e17845f7bb419600d3955ed8b7da3608e9398 /llvm/lib/Transforms
parent3cbe014027270091a946de3ed48ce1206e728596 (diff)
downloadbcm5719-llvm-50122a58906e36184fd2a0f95944fbca6c6b08f0.tar.gz
bcm5719-llvm-50122a58906e36184fd2a0f95944fbca6c6b08f0.zip
R600: Match 24-bit arithmetic patterns in a Target DAGCombine
Moving these patterns from TableGen files to PerformDAGCombine() should allow us to generate better code by eliminating unnecessary shifts and extensions earlier. This also fixes a bug where the MAD pattern was calling SimplifyDemandedBits with a 24-bit mask on the first operand even when the full pattern wasn't being matched. This occasionally resulted in some instructions being incorrectly deleted from the program. v2: - Fix bug with 64-bit mul llvm-svn: 205731
Diffstat (limited to 'llvm/lib/Transforms')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud