summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Transforms/Scalar/LowerAtomic.cpp
diff options
context:
space:
mode:
authorMatthias Braun <matze@braunis.de>2017-07-28 01:36:32 +0000
committerMatthias Braun <matze@braunis.de>2017-07-28 01:36:32 +0000
commitc618a466f14248f33b8e125abc7c901c1142bda6 (patch)
tree7841d897d2afe983190b8b0339dd1273d11235b6 /llvm/lib/Transforms/Scalar/LowerAtomic.cpp
parentfe33551051450b9729a1876370bd082893cfb297 (diff)
downloadbcm5719-llvm-c618a466f14248f33b8e125abc7c901c1142bda6.tar.gz
bcm5719-llvm-c618a466f14248f33b8e125abc7c901c1142bda6.zip
ARMFrameLowering: Only set ExtraCSSpill for actually unused registers.
The code assumed that unclobbered/unspilled callee saved registers are unused in the function. This is not true for callee saved registers that are also used to pass parameters such as swiftself. rdar://33401922 llvm-svn: 309350
Diffstat (limited to 'llvm/lib/Transforms/Scalar/LowerAtomic.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud