summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/XCore/Disassembler
diff options
context:
space:
mode:
authorRichard Osborne <richard@xmos.com>2013-05-04 17:24:33 +0000
committerRichard Osborne <richard@xmos.com>2013-05-04 17:24:33 +0000
commit54ff84a8f8de9f6b96dc5b09a1552d9ea5351c68 (patch)
tree07bc88ceb48ba44e14052fb10eedf6a8e196a7b4 /llvm/lib/Target/XCore/Disassembler
parenta282fa5b60aaff354e4e3cb6db68dee44770b8d0 (diff)
downloadbcm5719-llvm-54ff84a8f8de9f6b96dc5b09a1552d9ea5351c68.tar.gz
bcm5719-llvm-54ff84a8f8de9f6b96dc5b09a1552d9ea5351c68.zip
[XCore] Make use of the target independent global address offset folding.
This let us to remove some custom code that matched constant offsets from globals at instruction selection time as a special addressing mode. No intended functionality change. llvm-svn: 181126
Diffstat (limited to 'llvm/lib/Target/XCore/Disassembler')
-rw-r--r--llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp10
1 files changed, 0 insertions, 10 deletions
diff --git a/llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp b/llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp
index 7b99967c4f3..7282f2f1e5c 100644
--- a/llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp
+++ b/llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp
@@ -97,9 +97,6 @@ static DecodeStatus DecodeRRegsRegisterClass(MCInst &Inst,
static DecodeStatus DecodeBitpOperand(MCInst &Inst, unsigned Val,
uint64_t Address, const void *Decoder);
-static DecodeStatus DecodeMEMiiOperand(MCInst &Inst, unsigned Val,
- uint64_t Address, const void *Decoder);
-
static DecodeStatus Decode2RInstruction(MCInst &Inst,
unsigned Insn,
uint64_t Address,
@@ -242,13 +239,6 @@ static DecodeStatus DecodeBitpOperand(MCInst &Inst, unsigned Val,
return MCDisassembler::Success;
}
-static DecodeStatus DecodeMEMiiOperand(MCInst &Inst, unsigned Val,
- uint64_t Address, const void *Decoder) {
- Inst.addOperand(MCOperand::CreateImm(Val));
- Inst.addOperand(MCOperand::CreateImm(0));
- return MCDisassembler::Success;
-}
-
static DecodeStatus
Decode2OpInstruction(unsigned Insn, unsigned &Op1, unsigned &Op2) {
unsigned Combined = fieldFromInstruction(Insn, 6, 5);
OpenPOWER on IntegriCloud