diff options
| author | Sanjay Patel <spatel@rotateright.com> | 2014-07-15 22:39:58 +0000 |
|---|---|---|
| committer | Sanjay Patel <spatel@rotateright.com> | 2014-07-15 22:39:58 +0000 |
| commit | a2f658d69d71f5ab735a506f6437635df85865f9 (patch) | |
| tree | f8e93210073d93610b984662ccad4e1fd14687d4 /llvm/lib/Target/X86/X86TargetObjectFile.cpp | |
| parent | 9947c49812d83dc6471439f4545b8d82c40e97bd (diff) | |
| download | bcm5719-llvm-a2f658d69d71f5ab735a506f6437635df85865f9.tar.gz bcm5719-llvm-a2f658d69d71f5ab735a506f6437635df85865f9.zip | |
Move Post RA Scheduling flag bit into SchedMachineModel
Refactoring; no functional changes intended
Removed PostRAScheduler bits from subtargets (X86, ARM).
Added PostRAScheduler bit to MCSchedModel class.
This bit is set by a CPU's scheduling model (if it exists).
Removed enablePostRAScheduler() function from TargetSubtargetInfo and subclasses.
Fixed the existing enablePostMachineScheduler() method to use the MCSchedModel (was just returning false!).
Added methods to TargetSubtargetInfo to allow overrides for AntiDepBreakMode, CriticalPathRCs, and OptLevel for PostRAScheduling.
Added enablePostRAScheduler() function to PostRAScheduler class which queries the subtarget for the above values.
Preserved existing scheduler behavior for ARM, MIPS, PPC, and X86:
a. ARM overrides the CPU's postRA settings by enabling postRA for any non-Thumb or Thumb2 subtarget.
b. MIPS overrides the CPU's postRA settings by enabling postRA for everything.
c. PPC overrides the CPU's postRA settings by enabling postRA for everything.
d. X86 is the only target that actually has postRA specified via sched model info.
Differential Revision: http://reviews.llvm.org/D4217
llvm-svn: 213101
Diffstat (limited to 'llvm/lib/Target/X86/X86TargetObjectFile.cpp')
0 files changed, 0 insertions, 0 deletions
