summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86TargetMachine.cpp
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2005-11-16 01:54:32 +0000
committerChris Lattner <sabre@nondot.org>2005-11-16 01:54:32 +0000
commit655e7dfd0d39a43cfc7bef9ba58907879d82db0f (patch)
tree81b27893627f03396cf009779f8ab402bd315146 /llvm/lib/Target/X86/X86TargetMachine.cpp
parenta171f6b20c29f51c43befb069a2caefa279c52dc (diff)
downloadbcm5719-llvm-655e7dfd0d39a43cfc7bef9ba58907879d82db0f.tar.gz
bcm5719-llvm-655e7dfd0d39a43cfc7bef9ba58907879d82db0f.zip
initial step at adding a dag-to-dag isel for X86 backend. Patch contributed
by Evan Cheng! llvm-svn: 24371
Diffstat (limited to 'llvm/lib/Target/X86/X86TargetMachine.cpp')
-rw-r--r--llvm/lib/Target/X86/X86TargetMachine.cpp13
1 files changed, 11 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/X86TargetMachine.cpp b/llvm/lib/Target/X86/X86TargetMachine.cpp
index 4862a230cb0..1d87152d109 100644
--- a/llvm/lib/Target/X86/X86TargetMachine.cpp
+++ b/llvm/lib/Target/X86/X86TargetMachine.cpp
@@ -47,6 +47,9 @@ namespace {
cl::location(X86ScalarSSE),
cl::init(false));
+ cl::opt<bool> EnableX86DAGDAG("enable-x86-dag-isel", cl::Hidden,
+ cl::desc("Enable DAG-to-DAG isel for X86"));
+
// FIXME: This should eventually be handled with target triples and
// subtarget support!
cl::opt<X86VectorEnum, true>
@@ -124,7 +127,10 @@ bool X86TargetMachine::addPassesToEmitFile(PassManager &PM, std::ostream &Out,
PM.add(createUnreachableBlockEliminationPass());
// Install an instruction selector.
- PM.add(createX86ISelPattern(*this));
+ if (EnableX86DAGDAG)
+ PM.add(createX86ISelDag(*this));
+ else
+ PM.add(createX86ISelPattern(*this));
// Run optional SSA-based machine code optimizations next...
if (!NoSSAPeephole)
@@ -192,7 +198,10 @@ void X86JITInfo::addPassesToJITCompile(FunctionPassManager &PM) {
PM.add(createUnreachableBlockEliminationPass());
// Install an instruction selector.
- PM.add(createX86ISelPattern(TM));
+ if (EnableX86DAGDAG)
+ PM.add(createX86ISelDag(TM));
+ else
+ PM.add(createX86ISelPattern(TM));
// Run optional SSA-based machine code optimizations next...
if (!NoSSAPeephole)
OpenPOWER on IntegriCloud