summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86Subtarget.h
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2006-01-31 19:43:35 +0000
committerChris Lattner <sabre@nondot.org>2006-01-31 19:43:35 +0000
commitc642aa5e1cb5262d7fb26f434b6dfac15a2caaad (patch)
tree6e79707774d4e02e1c3f10d5230667d364f30d29 /llvm/lib/Target/X86/X86Subtarget.h
parent0151361d21e4a0066f8ba20788c4af2780059e9d (diff)
downloadbcm5719-llvm-c642aa5e1cb5262d7fb26f434b6dfac15a2caaad.tar.gz
bcm5719-llvm-c642aa5e1cb5262d7fb26f434b6dfac15a2caaad.zip
* Fix 80-column violations
* Rename hasSSE -> hasSSE1 to avoid my continual confusion with 'has any SSE'. * Add inline asm constraint specification. llvm-svn: 25854
Diffstat (limited to 'llvm/lib/Target/X86/X86Subtarget.h')
-rw-r--r--llvm/lib/Target/X86/X86Subtarget.h6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/X86/X86Subtarget.h b/llvm/lib/Target/X86/X86Subtarget.h
index c874675445e..60cc49ad23c 100644
--- a/llvm/lib/Target/X86/X86Subtarget.h
+++ b/llvm/lib/Target/X86/X86Subtarget.h
@@ -24,14 +24,14 @@ class Module;
class X86Subtarget : public TargetSubtarget {
protected:
enum X86SSEEnum {
- NoMMXSSE, MMX, SSE, SSE2, SSE3
+ NoMMXSSE, MMX, SSE1, SSE2, SSE3
};
enum X863DNowEnum {
NoThreeDNow, ThreeDNow, ThreeDNowA
};
- /// X86SSELevel - MMX, SSE, SSE2, SSE3, or none supported.
+ /// X86SSELevel - MMX, SSE1, SSE2, SSE3, or none supported.
X86SSEEnum X86SSELevel;
/// X863DNowLevel - 3DNow or 3DNow Athlon, or none supported.
@@ -76,7 +76,7 @@ public:
bool is64Bit() const { return Is64Bit; }
bool hasMMX() const { return X86SSELevel >= MMX; }
- bool hasSSE() const { return X86SSELevel >= SSE; }
+ bool hasSSE1() const { return X86SSELevel >= SSE1; }
bool hasSSE2() const { return X86SSELevel >= SSE2; }
bool hasSSE3() const { return X86SSELevel >= SSE3; }
bool has3DNow() const { return X863DNowLevel >= ThreeDNow; }
OpenPOWER on IntegriCloud