summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86RegisterInfo.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2007-02-23 01:10:04 +0000
committerEvan Cheng <evan.cheng@apple.com>2007-02-23 01:10:04 +0000
commitdf5899258cece1088060f5e19752d202107f38ec (patch)
tree5221aace9a8435a334b4db78dd87d62570483e80 /llvm/lib/Target/X86/X86RegisterInfo.cpp
parent15af662314f19558b9029256c0cbace2b0e59583 (diff)
downloadbcm5719-llvm-df5899258cece1088060f5e19752d202107f38ec.tar.gz
bcm5719-llvm-df5899258cece1088060f5e19752d202107f38ec.zip
By default, spills kills the register being stored.
llvm-svn: 34515
Diffstat (limited to 'llvm/lib/Target/X86/X86RegisterInfo.cpp')
-rw-r--r--llvm/lib/Target/X86/X86RegisterInfo.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/X86RegisterInfo.cpp b/llvm/lib/Target/X86/X86RegisterInfo.cpp
index 75a2c7579d2..8287306053f 100644
--- a/llvm/lib/Target/X86/X86RegisterInfo.cpp
+++ b/llvm/lib/Target/X86/X86RegisterInfo.cpp
@@ -93,7 +93,8 @@ void X86RegisterInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
assert(0 && "Unknown regclass");
abort();
}
- addFrameReference(BuildMI(MBB, MI, TII.get(Opc)), FrameIdx).addReg(SrcReg);
+ addFrameReference(BuildMI(MBB, MI, TII.get(Opc)), FrameIdx)
+ .addReg(SrcReg, false, false, true);
}
void X86RegisterInfo::loadRegFromStackSlot(MachineBasicBlock &MBB,
OpenPOWER on IntegriCloud