summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86RegisterInfo.cpp
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2009-11-30 23:33:53 +0000
committerDan Gohman <gohman@apple.com>2009-11-30 23:33:53 +0000
commit3ee8bc9b358dbcdd43cf37a50c032deaadbce922 (patch)
tree617169390755137acb6a4e2a9d586790b46760ee /llvm/lib/Target/X86/X86RegisterInfo.cpp
parent6f51309021cb2c435af845577ff01241f8e8c9cd (diff)
downloadbcm5719-llvm-3ee8bc9b358dbcdd43cf37a50c032deaadbce922.tar.gz
bcm5719-llvm-3ee8bc9b358dbcdd43cf37a50c032deaadbce922.zip
Minor whitespace fixes.
llvm-svn: 90166
Diffstat (limited to 'llvm/lib/Target/X86/X86RegisterInfo.cpp')
-rw-r--r--llvm/lib/Target/X86/X86RegisterInfo.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/X86RegisterInfo.cpp b/llvm/lib/Target/X86/X86RegisterInfo.cpp
index f577fcf13e0..33852bd238b 100644
--- a/llvm/lib/Target/X86/X86RegisterInfo.cpp
+++ b/llvm/lib/Target/X86/X86RegisterInfo.cpp
@@ -1262,7 +1262,7 @@ void X86RegisterInfo::emitEpilogue(MachineFunction &MF,
else if (RetOpcode== X86::TCRETURNri64)
BuildMI(MBB, MBBI, DL, TII.get(X86::TAILJMPr64), JumpTarget.getReg());
else
- BuildMI(MBB, MBBI, DL, TII.get(X86::TAILJMPr), JumpTarget.getReg());
+ BuildMI(MBB, MBBI, DL, TII.get(X86::TAILJMPr), JumpTarget.getReg());
// Delete the pseudo instruction TCRETURN.
MBB.erase(MBBI);
OpenPOWER on IntegriCloud