summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86RegisterInfo.cpp
diff options
context:
space:
mode:
authorDale Johannesen <dalej@apple.com>2007-07-04 21:07:47 +0000
committerDale Johannesen <dalej@apple.com>2007-07-04 21:07:47 +0000
commit3d7008cd49b64ba49f1bf15f09e31c526fc27604 (patch)
tree4e22866685a60b77b31192f1b6d47fd7ed5d9d84 /llvm/lib/Target/X86/X86RegisterInfo.cpp
parentfe8063841710cb5578ef5a5328ee749701deb535 (diff)
downloadbcm5719-llvm-3d7008cd49b64ba49f1bf15f09e31c526fc27604.tar.gz
bcm5719-llvm-3d7008cd49b64ba49f1bf15f09e31c526fc27604.zip
Refactor X87 instructions. As a side effect, all
their names are changed. llvm-svn: 37876
Diffstat (limited to 'llvm/lib/Target/X86/X86RegisterInfo.cpp')
-rw-r--r--llvm/lib/Target/X86/X86RegisterInfo.cpp12
1 files changed, 6 insertions, 6 deletions
diff --git a/llvm/lib/Target/X86/X86RegisterInfo.cpp b/llvm/lib/Target/X86/X86RegisterInfo.cpp
index 23970ed59cc..56ff6a7a82c 100644
--- a/llvm/lib/Target/X86/X86RegisterInfo.cpp
+++ b/llvm/lib/Target/X86/X86RegisterInfo.cpp
@@ -83,9 +83,9 @@ void X86RegisterInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
} else if (RC == &X86::GR16_RegClass) {
Opc = X86::MOV16_mr;
} else if (RC == &X86::RFP64RegClass || RC == &X86::RSTRegClass) {
- Opc = X86::FpST64m;
+ Opc = X86::ST_Fp64m;
} else if (RC == &X86::RFP32RegClass) {
- Opc = X86::FpST32m;
+ Opc = X86::ST_Fp32m;
} else if (RC == &X86::FR32RegClass) {
Opc = X86::MOVSSmr;
} else if (RC == &X86::FR64RegClass) {
@@ -120,9 +120,9 @@ void X86RegisterInfo::loadRegFromStackSlot(MachineBasicBlock &MBB,
} else if (RC == &X86::GR16_RegClass) {
Opc = X86::MOV16_rm;
} else if (RC == &X86::RFP64RegClass || RC == &X86::RSTRegClass) {
- Opc = X86::FpLD64m;
+ Opc = X86::LD_Fp64m;
} else if (RC == &X86::RFP32RegClass) {
- Opc = X86::FpLD32m;
+ Opc = X86::LD_Fp32m;
} else if (RC == &X86::FR32RegClass) {
Opc = X86::MOVSSrm;
} else if (RC == &X86::FR64RegClass) {
@@ -156,9 +156,9 @@ void X86RegisterInfo::copyRegToReg(MachineBasicBlock &MBB,
} else if (RC == &X86::GR16_RegClass) {
Opc = X86::MOV16_rr;
} else if (RC == &X86::RFP32RegClass) {
- Opc = X86::FpMOV3232;
+ Opc = X86::MOV_Fp3232;
} else if (RC == &X86::RFP64RegClass || RC == &X86::RSTRegClass) {
- Opc = X86::FpMOV6464;
+ Opc = X86::MOV_Fp6464;
} else if (RC == &X86::FR32RegClass) {
Opc = X86::FsMOVAPSrr;
} else if (RC == &X86::FR64RegClass) {
OpenPOWER on IntegriCloud