diff options
| author | Chad Rosier <mcrosier@apple.com> | 2012-08-01 18:39:17 +0000 |
|---|---|---|
| committer | Chad Rosier <mcrosier@apple.com> | 2012-08-01 18:39:17 +0000 |
| commit | 24c19d20c0351903e3b72362b94941628b821f92 (patch) | |
| tree | b8224914b59c9ae9ab5da61a18c015ce163c6872 /llvm/lib/Target/X86/X86RegisterInfo.cpp | |
| parent | b1b9451337a4cc3c42e77cc51e93b176b8b7adb9 (diff) | |
| download | bcm5719-llvm-24c19d20c0351903e3b72362b94941628b821f92.tar.gz bcm5719-llvm-24c19d20c0351903e3b72362b94941628b821f92.zip | |
Whitespace.
llvm-svn: 161122
Diffstat (limited to 'llvm/lib/Target/X86/X86RegisterInfo.cpp')
| -rw-r--r-- | llvm/lib/Target/X86/X86RegisterInfo.cpp | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/X86RegisterInfo.cpp b/llvm/lib/Target/X86/X86RegisterInfo.cpp index a3972b3e3e6..877b8f6bc3d 100644 --- a/llvm/lib/Target/X86/X86RegisterInfo.cpp +++ b/llvm/lib/Target/X86/X86RegisterInfo.cpp @@ -78,7 +78,7 @@ X86RegisterInfo::X86RegisterInfo(X86TargetMachine &tm, FramePtr = X86::EBP; } // Use a callee-saved register as the base pointer. These registers must - // not conflict with any ABI requirements. For example, in 32-bit mode PIC + // not conflict with any ABI requirements. For example, in 32-bit mode PIC // requires GOT in the EBX register before function calls via PLT GOT pointer. BasePtr = Is64Bit ? X86::RBX : X86::ESI; } @@ -368,7 +368,7 @@ bool X86RegisterInfo::hasBasePointer(const MachineFunction &MF) const { if (!EnableBasePointer) return false; - // When we need stack realignment and there are dynamic allocas, we can't + // When we need stack realignment and there are dynamic allocas, we can't // reference off of the stack pointer, so we reserve a base pointer. if (needsStackRealignment(MF) && MFI->hasVarSizedObjects()) return true; |

