summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrTSX.td
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2017-11-13 02:02:58 +0000
committerCraig Topper <craig.topper@intel.com>2017-11-13 02:02:58 +0000
commit0af48f1ad40e5d74260e06557d042a3976ea93d2 (patch)
tree0295d2298c5079ba612d10722cea8fdb1bbbb821 /llvm/lib/Target/X86/X86InstrTSX.td
parent90e4f719e1d372ec9a667b3346247c48d13bfde9 (diff)
downloadbcm5719-llvm-0af48f1ad40e5d74260e06557d042a3976ea93d2.tar.gz
bcm5719-llvm-0af48f1ad40e5d74260e06557d042a3976ea93d2.zip
[X86] Split VRNDSCALE/VREDUCE/VGETMANT/VRANGE ISD nodes into versions with and without the rounding operand. NFCI
I want to reuse the VRNDSCALE node for the legacy SSE rounding intrinsics so that those intrinsics can use EVEX instructions. All of these nodes share tablegen multiclasses so I split them all so that they all remain similar in their implementations. llvm-svn: 318007
Diffstat (limited to 'llvm/lib/Target/X86/X86InstrTSX.td')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud