summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2019-06-25 17:31:52 +0000
committerCraig Topper <craig.topper@intel.com>2019-06-25 17:31:52 +0000
commit4577b8c17c1a87c65c257a7c73f3bc4bb18b63e8 (patch)
tree893b3348af78bb69b39f5a192ae590c499a42572 /llvm/lib/Target/X86/X86InstrFragmentsSIMD.td
parentbe0dedb2e134525a9fde84c89f8abb6c453c4e1e (diff)
downloadbcm5719-llvm-4577b8c17c1a87c65c257a7c73f3bc4bb18b63e8.tar.gz
bcm5719-llvm-4577b8c17c1a87c65c257a7c73f3bc4bb18b63e8.zip
[X86] Remove isel patterns that look for (vzext_movl (scalar_to_vector (load)))
I believe these all get canonicalized to vzext_movl. The only case where that wasn't true was when the load was loadi32 and the load was an extload aligned to 32 bits. But that was fixed in r364207. Differential Revision: https://reviews.llvm.org/D63701 llvm-svn: 364337
Diffstat (limited to 'llvm/lib/Target/X86/X86InstrFragmentsSIMD.td')
-rw-r--r--llvm/lib/Target/X86/X86InstrFragmentsSIMD.td7
1 files changed, 0 insertions, 7 deletions
diff --git a/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td b/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td
index 85fae57a6ef..814dfa18f01 100644
--- a/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td
+++ b/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td
@@ -939,13 +939,6 @@ def bc_v8i64 : PatFrag<(ops node:$in), (v8i64 (bitconvert node:$in))>;
def bc_v8f64 : PatFrag<(ops node:$in), (v8f64 (bitconvert node:$in))>;
def bc_v16f32 : PatFrag<(ops node:$in), (v16f32 (bitconvert node:$in))>;
-def vzmovl_v2i64 : PatFrag<(ops node:$src),
- (bitconvert (v2i64 (X86vzmovl
- (v2i64 (scalar_to_vector (loadi64 node:$src))))))>;
-def vzmovl_v4i32 : PatFrag<(ops node:$src),
- (bitconvert (v4i32 (X86vzmovl
- (v4i32 (scalar_to_vector (loadi32 node:$src))))))>;
-
def vzload_v2i64 : PatFrag<(ops node:$src),
(bitconvert (v2i64 (X86vzload node:$src)))>;
OpenPOWER on IntegriCloud